

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


SCHEM, MLB, X1036

LAST\_MODIFICATION=Thu Jul 12 17:54:35 2018

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
6	0013100592	ENGINEERING RELEASED	2018-07-12

PAGE	CSA	CONTENTS	SYNC	DATE
1	1	Table of Contents	Mary	04/26/2018
2	2	BOM Configuration	Mary	04/26/2018
3	3	BOM Configuration	Mary	04/26/2018
4	4	PD Parts	Mary	04/26/2018
5	5	CPU DMI/PEG/FDI/RSVD	Mary	04/26/2018
6	6	CPU Clock/Misc/JTAG/CFG	Mary	04/26/2018
7	7	CPU DDR4 Interfaces	Mary	04/26/2018
8	8	CPU Power	Mary	04/26/2018
9	9	CPU Ground	Mary	04/26/2018
10	10	CPU Decoupling 1	Mary	04/26/2018
11	11	CPU Decoupling 2	Mary	04/26/2018
12	12	PCH RTC/HDA/JTAG/SATA/CLK	Mary	04/26/2018
13	13	PCH DMI/FDI/PM/GFX/PCI	Mary	04/26/2018
14	14	PCH PCI-E/USB	Mary	04/26/2018
15	15	PCH GPIO/MISC/NCTF	Mary	04/26/2018
16	16	PCH Power	Mary	04/26/2018
17	17	PCH Decoupling	Mary	04/26/2018
18	18	CPU/PCH Merged XDP	Mary	04/26/2018
19	19	Chipset Support 1	Mary	04/26/2018
20	20	Chipset Support 2	Mary	04/26/2018
21	21	Display Mux	Mary	04/26/2018
22	22	DDR4 VREF MARGINING	Mary	04/26/2018
23	23	DDR4 DIM A	Mary	04/26/2018
24	25	DDR4 DIM B	Mary	04/26/2018
25	27	DRAM: ALIASES AND BITSWAPS	Mary	04/26/2018
26	28	USB-C (X) TR HIGH SPEED 1	Mary	04/26/2018
27	29	USB-C (X) TR HIGH SPEED 2	Mary	04/26/2018
28	30	USB-C (X) Support	Mary	04/26/2018
29	31	USB-C (X) PORT CONTROLLER A	Mary	04/26/2018
30	32	USB-C (X) PORT CONTROLLER B	Mary	04/26/2018
31	33	USB-C (X) CONNECTORS	Mary	04/26/2018
32	34	Empty	Mary	04/26/2018
33	35	Empty	Mary	04/26/2018
34	36	WIFI/BT: Support	Mary	04/26/2018
35	37	WIFI/BT: MODULE 1	Mary	04/26/2018
36	38	WIFI/BT: MODULE 2	Mary	04/26/2018
37	39	SoC GPIO/SEP/USB/DDR/Test	Mary	04/26/2018
38	40	SoC AOP/AON/SMC	Mary	04/26/2018
39	41	SoC ISP/I2C/UART/SPI/I2S	Mary	04/26/2018
40	42	SoC PCIe	Mary	04/26/2018
41	43	SoC Power 1	Mary	04/26/2018
42	44	SoC Power 2	Mary	04/26/2018
43	45	SoC Power 3	Mary	04/26/2018
44	46	SoC Ground	Mary	04/26/2018
45	47	SoC Shared Support	Mary	04/26/2018
46	48	SoC Project Support	Mary	04/26/2018
47	49	Power Sequencing	Mary	04/26/2018
48	50	I2C Connections 1	Mary	04/26/2018
49	51	I2C Connections 2	Mary	04/26/2018
50	53	SMBus Connections	Mary	04/26/2018
51	54	Power Sensors High Side	Mary	04/26/2018
52	55	Power Sensors Load Side	Mary	04/26/2018
53	56	Power Sensors Extended 1	Mary	04/26/2018
54	57	Power Sensors Extended 2	Mary	04/26/2018
55	58	Thermal Sensors	Mary	04/26/2018
56	59	More V/I Sensing	Mary	04/26/2018
57	60	System Fan Connector	Mary	04/26/2018
58	61	SPI Debug Connector	Mary	04/26/2018
59	63	AUDIO JACK CODEC	Mary	04/26/2018
60	64	AUDIO SKPR AMP	Mary	04/26/2018

PAGE	CSA	CONTENTS	SYNC	DATE
61	66	AUDIO JACK CONNECTOR	Mary	04/26/2018
62	67	USB-A CONN AND AUDIO JACK	Mary	04/26/2018
63	71	CPU & CHIPSET: CPU CORE VR	Mary	04/26/2018
64	72	CPU & CHIPSET: CPU CORE VR (VCC)	Mary	04/26/2018
65	73	CPU & CHIPSET: CPU CORE VR (VCCGT)	Mary	04/26/2018
66	74	CPU & CHIPSET: CPU CORE VR (VCCSA)	Mary	04/26/2018
67	75	CPU & CHIPSET: CPU VDDQ VR	Mary	04/26/2018
68	76	PLATFORM POWER: 3.3V G3H/5V G3S VR	Mary	04/26/2018
69	78	PMIC BUCKS AND SWs	Mary	04/26/2018
70	79	PMIC LDOs	Mary	04/26/2018
71	80	PMIC GPIOs Controls	Mary	04/26/2018
72	82	Power FETs	Mary	04/26/2018
73	83	CPU & CHIPSET: CPU VCCIO VR	Mary	04/26/2018
74	85	SSD DEBUG AND SUPPORT	Mary	04/26/2018
75	86	SSD0 S4E 0	Mary	04/26/2018
76	87	SSD0 S4E 1	Mary	04/26/2018
77	88	SSD0 S4E 2	Mary	04/26/2018
78	89	SSD0 S4E 3	Mary	04/26/2018
79	90	SSD0 PMIC & VR	Mary	04/26/2018
80	93	1G ENET PHY (Caesar IV)	Mary	04/26/2018
81	94	1G ENET SUPPORT	Mary	04/26/2018
82	96	10G ETHERNET CONTROLLER 1	Mary	04/26/2018
83	97	10G ETHERNET CONTROLLER 2	Mary	04/26/2018
84	98	10G ENET SUPPORT 1	Mary	04/26/2018
85	99	10G ENET SUPPORT 2	Mary	04/26/2018
86	100	VR 10G ENET 1V2, 2V1	Mary	04/26/2018
87	101	VR 10G ENET 0V85	Mary	04/26/2018
88	106	HDMI CONNECTOR	Mary	04/26/2018
89	107	HDMI DESENSE FILTERS	Mary	04/26/2018
90	108	DP TO HDMI PCON: MADEA	Mary	04/26/2018
91	109	HDMI PROJECT SUPPORT	Mary	04/26/2018
92	110	USB-C (T) TR HIGH SPEED 1	Mary	04/26/2018
93	111	USB-C (T) TR HIGH SPEED 2	Mary	04/26/2018
94	112	USB-C (T) Support	Mary	04/26/2018
95	113	USB-C (T) PORT CONTROLLER A	Mary	04/26/2018
96	114	USB-C (T) PORT CONTROLLER B	Mary	04/26/2018
97	115	USB-C (T) CONNECTORS	Mary	04/26/2018
98	116	EMPTY	Mary	06/07/2018
99	117	Empty	Mary	04/26/2018
100	118	POWER INPUT FROM AC/DC 1	Mary	04/26/2018
101	119	POWER INPUT FROM AC/DC 2	Mary	04/26/2018
102	120	Power Aliases - 1	Mary	04/26/2018
103	121	Power Aliases - 2	Mary	04/26/2018
104	122	Desense CAPs 1	Mary	04/26/2018
105	123	Desense CAPs 2	Mary	04/26/2018
106	124	DFU TEST POINTS	Mary	04/26/2018
107	125	FCT TESTPOINTS	Mary	04/26/2018
108	126	ICT, MAC-1 ,EE Testpoints	Mary	04/26/2018
109	127	High speed No Testpoints	Mary	04/26/2018
110	129	DEBUG LEDS	Mary	04/26/2018
111	130	Constraints	Mary	04/26/2018
112	139	Dev Support 1	Mary	04/26/2018
113	140	Dev Support 2	Mary	04/26/2018
114	141	639 BOM Configuration 1	Mary	04/26/2018
115	142	639 BOM Configuration 2	Mary	04/26/2018

SYMC MASTER-MATY		SYMC_DATE=04/26/2018	
DRAWING TITLE			
SCHEM,MLB,X1036			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02424		D
	REVISION		
	6.0.0		
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART: IV ALL RIGHTS RESERVED		BRANCH	
		dvt-1	
		PAGE	
		1 OF 142	
		SHEET	
		1 OF 115	



Schematic / PCB /MCO #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-02424	1	SCHM,MLB,X1036	SCH	CRITICAL	
820-00939	1	PCBF,MLB,X1036	PCB	CRITICAL	
056-04386	1	MCO,MLB,X1036	MCO	CRITICAL	

Module Parts

TBT X,T

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S00356	2	IC,TBT,TITAN RIDGE,QT22,ES2,B0,CSP337	U2800,UB000	CRITICAL	TBT_TR:B0
338S00408	2	IC,TBT,TITAN RIDGE,QUJK,QS,C1,CSP337	U2800,UB000	CRITICAL	TBT_TR:C1_QS
338S00441	2	IC,TBT,TITAN RIDGE,QUJK,PRQ,C1,CSP337	U2800,UB000	CRITICAL	TBT_TR:C1

ACE

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S01442	4	IC,CD3215,ACE,C0,USB PWR SW,BLNK,BGA96	U3100,U3200,UB300,UB400	CRITICAL	ACE:C0_nFBGA
353S01478	4	IC,CD3215,ACE2,USB PWR SW,BLNK,BGA123	U3100,U3200,UB300,UB400	CRITICAL	ACE2:A0
353S00961	4	IC,CD3215,ACE,C0,USB PWR SW,BLNK,1rBGA96	U3100,U3200,UB300,UB400	CRITICAL	ACE:C0

SOC PMU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S00342	1	IC,PMU,CALPE_L,D249A0,OTP-AC,CSP324,0.5	U7800	CRITICAL	PMU:A0_C

SOC

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
339S00386	1	POP_SOC,GIBRALTAR+1G 21NM,M,Dev,CSP1122	U3900	CRITICAL	SOC:1G_DEV
339S00388	1	POP_SOC,GIBRALTAR+1G 21NM,M,Dev,CSP1122	U3900	CRITICAL	SOC:2G_DEV

10Gb ETHERNET CONTROLLER

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S00332	1	IC,ENET CONTROLLER,AQC107,B1,BGA224	U9600	CRITICAL	10G_ENET:B1

1Gb ETHERNET CONTROLLER

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S0616	1	IC,ENET CONTROLLER,CABEAR,A0	U9300	CRITICAL	1G_ENET:A0

WiFi/BT CONTROLLER (Should have alternatives)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
339S00458	1	IC,MODULE,HARPOON,ES7.7,LGA385	U3730	CRITICAL	WIFI:ES7

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
339S00428	339S00458		ALL	IC:MODULE,WIFI+BT,DAVPOB,ES7,DA7,X,LGA385

HDMI CONTROLLER

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S00347	1	PCON,MADEA,A4	UA800	CRITICAL	HDMI:A4

POWER CONTROLLER

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S00928	1	IC,1SL95828A,IMVP0 CPU REG,QFN48,6x6mm	U7100	CRITICAL	

CPU

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00457	1	CPU,CFL-H	U0500	CRITICAL	CPU:PES
337S00555	1	CPU,CFL-H,QQ5N,EQS,2.8GHz	U0500	CRITICAL	CPU_EQS:2.8G
337S00554	1	CPU,CFL-H,QQ5K,EQS,3.0GHz	U0500	CRITICAL	CPU_EQS:3.0G
337S00553	1	CPU,CFL-H,QQ5C,EQS,3.2GHz	U0500	CRITICAL	CPU_EQS:3.2G
998-12472	1	INTERPOSER,,CFL-H,BGA1440	U0500	CRITICAL	CPU:SOCKET
337S00570	1	CPU,CFL-H,SRCX4,PRQ,2.8GHz	U0500	CRITICAL	CPU:2.8G
337S00569	1	CPU,CFL-H,SRCX3,PRQ,3.0GHz	U0500	CRITICAL	CPU:3.0G
337S00568	1	CPU,CFL-H,SRCX2,PRQ,3.2GHz	U0500	CRITICAL	CPU:3.2G
337S00618	1	CPU,CFL-H,SRDEC,PRQ,3.6GHz	U0500	CRITICAL	CPU:3.6G

PCH

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00470	1	PCH-H,CNL,QNDQ,ES,A1,BGA874	U1200	CRITICAL	PCH:ES
337S00536	1	PCH-H,CNL,QNYJ,QS,B0,BGA874	U1200	CRITICAL	PCH:QS
337S00577	1	PCH-H,CNL,QNYJ,PRQ,B0,BGA874	U1200	CRITICAL	PCH:PRQ

SSD Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-12416	4	NAND,3DV3,42GBP,S4E,170G,T,SUB X,ULGA110	U8600,U8700,U8800,U8900	CRITICAL	SSD:128_TB
998-12418	4	NAND,3DV3,85GBP,S4E,170G,T,SUB X,ULGA110	U8600,U8700,U8800,U8900	CRITICAL	SSD:256_TB
998-12420	4	NAND,3DV3,128GBP,S4E,170G,T,SUBX,ULGA110	U8600,U8700,U8800,U8900	CRITICAL	SSD:512_TB
998-12424	4	NAND,3DV3,256GBP,S4E,170G,T,SUBX,ULGA110	U8600,U8700,U8800,U8900	CRITICAL	SSD:1T_TB

335S00323	4	NAND,3DV3,42GBP,XXX,S4E,170G,SD,ULGA110	U8600,U8700,U8800,U8900	CRITICAL	SSD:128_SD
335S00324	4	NAND,3DV3,85GBP,XXX,S4E,170G,SD,ULGA110	U8600,U8700,U8800,U8900	CRITICAL	SSD:256_SD
335S00325	4	NAND,3DV3,128GBP,XXX,S4E,170G,SD,ULGA110	U8600,U8700,U8800,U8900	CRITICAL	SSD:512_SD
335S00327	4	NAND,3DV3,256GBP,XXX,S4E,170G,SD,ULGA110	U8600,U8700,U8800,U8900	CRITICAL	SSD:1T_SD
335S00321	4	NAND,3DV4,256GB,ULGA110	U8600,U8700,U8800,U8900	CRITICAL	SSD:1T_SM
335S00373	4	NAND,3DV4,512GB,ULGA110	U8600,U8700,U8800,U8900	CRITICAL	SSD:2T_SM

<- new DVT

SSD ALTERNATIVES

PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION
998-12421	998-12420	ALL	SSD:512 TB W/X	SSD:512_TB

998-12416 SSD:128\_TB\_X or TB1  
998-12417 SSD:128\_TB\_W or TB2 TB2 dropped per Marketing

998-12418 SSD:256\_TB\_X or TB1  
998-12419 SSD:256\_TB\_W or TB2 TB2 dropped per Marketing

998-12420 SSD:512\_TB\_X or TB1  
998-12421 SSD:512\_TB\_W or TB2


998-12424 SSD:1T\_TB\_X or TB1  
998-12426 SSD:1T\_TB\_W or TB2 TB2 dropped per Marketing

SYMC MASTER/REVISION

SYMC DATE:04/26/2018

PAGE TITLE

BOM Configuration

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-02424

REVISION

6.0.0

BRANCH

dvt-1

PAGE

2 OF 142

SHEET

2 OF 115

SIZE

D

87654321



Programmable Parts

TBT X ROM					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S00133	1	IC,SPI SERIAL FLASH,8MBITS,3.0V,USON8	U2890	CRITICAL	TBT_X_ROM:BLANK
341S00987	1	IC,T29,TR0,V7.1,DEV,X1036	U2890	CRITICAL	TBT_X_ROM:POC
341S00987	1	IC,T29,TR0,V7.1,DEV,X1036	U2890	CRITICAL	TBT_X_ROM:PROTO
341S01094	1	IC,T29,TR0,V7.1,DEV,X1036	U2890	CRITICAL	TBT_X_ROM:PREEVT
341S01111	1	IC,T29,TBT-X,R1,V21.3,EXT,X1036	U2890	CRITICAL	TBT_X_ROM:EVT
341S01171	1	IC,T29,TBT-X,R1,V28.1,DXT,X1036	U2890	CRITICAL	TBT_X_ROM:DVT

TBT T ROM					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S00133	1	IC,SPI SERIAL FLASH,8MBITS,3.0V,USON8	UB090	CRITICAL	TBT_T_ROM:BLANK
341S00988	1	IC,T29,TR1,V7.1,DEV,X1036	UB090	CRITICAL	TBT_T_ROM:POC
341S00988	1	IC,T29,TR1,V7.1,DEV,X1036	UB090	CRITICAL	TBT_T_ROM:PROTO
341S01095	1	IC,T29,TR1,V7.1,DEV,X1036	UB090	CRITICAL	TBT_T_ROM:PREEVT
341S01110	1	IC,T29,TBT-T,R0,V21.3,EVT,X1036	UB090	CRITICAL	TBT_T_ROM:EVT
341S01170	1	IC,T29,TBT-T,R0,V28.1,DVT,X1036	UB090	CRITICAL	TBT_T_ROM:DVT

MADEA(HDMI) SPI ROM					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S00049	1	MADEA SPI FLASH,8MB,1.8V,8P,USON	UA801	CRITICAL	HDMI_ROM:BLANK
341S00991	1	IC,HDMI(V1.106),DEV,X1036	UA801	CRITICAL	HDMI_ROM:PROTO
341S01096	1	IC,HDMI(V1.106),DEV,X1036	UA801	CRITICAL	HDMI_ROM:PREEVT
341S01112	1	IC,HDMI(V2.245),EVT,X1036	UA801	CRITICAL	HDMI_ROM:EVT
341S01172	1	IC,HDMI(V2.005),DVT,X1036	UA801	CRITICAL	HDMI_ROM:DVT

10G ETHERNET ROM					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S00269	1	IC SPI FLASH,32MBIT,3V,SOIC8	U9890	CRITICAL	10G_ENET_ROM:BLANK
341S00989	1	IC,ETHERNET 10GB (V2.9.15) DEV,X1036	U9890	CRITICAL	10G_ENET_ROM:PROTO
341S01045	1	IC,ETHERNET 10GB (V2.9.15) DEV,X1036	U9890	CRITICAL	10G_ENET_ROM:PREEVT
341S01113	1	IC,ETHERNET 10GB (V2.10.1) EVT,X1036	U9890	CRITICAL	10G_ENET_ROM:EVT
341S01173	1	IC,ETHERNET 10GB (V2.10.8) DVT,X1036	U9890	CRITICAL	10G_ENET_ROM:DVT

1G ETHERNET ROM					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S1025	1	IC,SERIAL FLASH,2MBIT,2.7V,REV B,SOIC-8	U9390	CRITICAL	1G_ENET_ROM:BLANK
341S00990	1	IC,ETHERNET 1GB (V1.15) DEV,X1036	U9390	CRITICAL	1G_ENET_ROM:PROTO
341S01174	1	IC,ETHERNET 1GB (V1.15) DVT,X1036	U9390	CRITICAL	1G_ENET_ROM:DVT

BT SERIAL FLASH					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S00256	1	IC,SPI SERIAL FLASH,2MBIT,1.8V,DFN8	U3750	CRITICAL	BT_FLASH:BLANK
341S00965	1	BT SPLASH ROM(V21) PROTO,2,X1036	U3750	CRITICAL	BT_FLASH:POC
341S01025	1	BT SPLASH ROM(V32) proto,X1036	U3750	CRITICAL	BT_FLASH:PROTO
341S01098	1	BT SPLASH ROM(V32) preEVT,X1036	U3750	CRITICAL	BT_FLASH:PREEVT
341S01119	1	IC,BT SPLASH ROM(V45),EVT,X1036	U3750	CRITICAL	BT_FLASH:EVT
341S01175	1	IC,BT SPLASH ROM(V56),DVT,X1036	U3750	CRITICAL	BT_FLASH:DVT

WLAN SERIAL EEPROM					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S00214	1	IC,EEPROM,SER,UMIRE,16K,1.8V,DFN8	U3710	CRITICAL	WLAN_EEPROM:BLANK
341S00725	1	WIFI ROM,V01,WWI,X665	U3710	CRITICAL	WLAN_EEPROM:DVT

The same as proto and later

SOC ROM					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S00203	1	IC,FLASH,SPI,4MX8.1V8,DFN8	U4770	CRITICAL	SOC_ROM:BLANK

SEP EEPROM					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S00469	1	IC,MCU,ARM,SC000,STLNK,A0,DIVREV,DFN8	U4730	CRITICAL	SEPROM:LYNX
335S0888	1	IC,SERIAL I2C EEPROM,128KBIT,8P,M288	U4730	CRITICAL	SEPROM:OG

Alternatives section 1

PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION
152S00573	152S1778	ALL	INDUCTOR	
152S00748	152S00697	ALL	INDUCTOR	
152S00801	152S00695	ALL	INDUCTOR	
155S00363	155S00364	ALL	CMC	
353S00772	353S4070	ALL	DISPLAY MUX	
353S4068	353S4070	ALL	DISPLAY MUX	
376S00074	376S0855	ALL	DUAL FET	
372S0186	372S0185	ALL	TRANSISTOR	
371S00095	371S0567	ALL	DIODE	
371S0684	371S0495	ALL	DIODE	
371S00042	371S00125	ALL	DIODE	
339S00389	339S00388	ALL	H9ML	
311S00013	311S0508	ALL	BUFFER	
335S00270	335S00203	ALL	SoC ROM	
128S00081	128S0264	ALL	CAP	
128S0364	128S0264	ALL	CAP	

377S0155	377S0184	ALL	ESD Diode	
377S0077	377S0183	ALL	ESD Diode	


377S00079	377S00077	ALL	Diode	
377S0178	377S00031	ALL	ESD Diode	
376S00224	376S1128	ALL	FET	
353S01041	353S01042	ALL	Vref IC	
353S00750	353S00877	ALL	LDO	
376S0636	376S1004	ALL	FET	
311S0426	311S00007	ALL	BUFFER	
335S00213	335S0888	ALL	SEP ROM	
311S0596	311S0593	ALL	LOGIC GATE	
311S0372	311S0562	ALL	LOGIC GATE	
311S00138	311S0436	ALL	LEVEL SHIFTER	
311S0562	311S0372	ALL	LOGIC GATE	
311S00133	311S00130	ALL	BUFFER	


197S00118	197S00120	ALL	CRYSTAL	
197S0612	197S00120	ALL	CRYSTAL	
197S00053	197S00050	ALL	Y1900 radar 37073234	
197S00054	197S00050	ALL	Y1900 radar 37073234	
197S00055	197S00050	ALL	Y1900 radar 37073234	
197S00048	197S00036	ALL	X3080,etc radar 37073152	


311S00121	311S0398	ALL	AND Gate DFN pack	
311S0398	311S00121	ALL	AND Gate DFN pack	

138S0860	138S0775	ALL	C7101,etc radar 38188751	
138S0933	138S0931	ALL	C7525,etc radar 38079576	

Alternatives section continued on CSA 142

PAGE TITLE: BOM Configuration			
 Apple Inc.	DRAWING NUMBER	051-02424	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-1
		PAGE	3 OF 142
		SHEET	3 OF 115




PD Parts		
 Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
	BRANCH	dvt-1
	PAGE	4 OF 142
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 4 OF 115

























CPU Ground		
	DRAWING NUMBER	051-02424
	REVISION	6.0.0
	BRANCH	dvt-1
	PAGE	9 OF 142
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		SHEET 9 OF 115

BOM\_COST\_GROUP=CPU & CHIPSET




## CPU VCORE DECOUPLING

Intel Recommendation: 3x 330uF near CPU  
5x 47uF 0805 @ board edge  
12x 220F 0603, 21x 10uF 0402, 24x 1uF 0201, 24x 0201(placeholder) @ back side

Apple Implementation: 5x 220uF  
36x 20uF  
48x 1uF  
7x 12pF and 3pF

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.




## CPU GT DECOUPLING


INTEL RECOMMENDATION: 2X 220uF Near CPU  
3X 47uF 0805, 7x 22uF 0603 @ board edge  
10x 10uF 0402, 12x 1uF 0201 @ back side

Apple Implementation: 4x 220uF  
24x 20uF  
12x 1uF  
2x 12pF and 3pF

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.



BOM\_COST\_GROUP=CPU & CHIPSET

SYNC_MASTER=Mary		SYNC_DATE=04/26/2018	
PAGE TITLE		CPU Decoupling 1	
 Apple Inc.		DRAWING NUMBER	051-02424
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-1
		PAGE	10 OF 142
		SHEET	10 OF 115




## Memory (CPU VCCDDR) DECOUPLING

INTEL RECOMMENDATION:4X 22uF 0603,11x 10uF 0402 (back side)

Apple Implementation:10x 20uF  
2x 12pF and 3pF (NO STUFF)

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.




## CPU VCCIO DECOUPLING

Intel Recommendation:2x 47uF 0805 near VR ouput  
3x 10uF 0402,3x 0402 placeholder @ back side

Apple Implementation:8x 20uF  
2x 12pF and 3pF (NO STUFF)

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.




## CPU VCCST / VCCSTG / VCCPLL / VCCPLL\_OC DECOUPLING

Intel Recommendation:  
VCCST: 1x 1uF 0201  
VCCSTG: 1x 1uF 0201  
VCCPLL: 1x 1uF 0201,1x 22uF/47uF 0805 placeholder  
VCCPLL\_OC: 2x 1uF 0201

Apple Implementation:  
VCCST: 2x 1uF  
VCCSTG: 2x 1uF  
VCCPLL: 2x 20uF,2x 1uF  
VCCPLL\_OC: 2x 1uF


Layout Note: All these Must be Ground referenced.  
VCCSTG board routing resistance from BGA to gate should less than 10mOhm.  
Do not route VCCSTG closet adjacent layer over any power net other than GND.



## CPU VCCSA DECOUPLING

Intel Recommendation:2x 47uF 0805 near CPU  
2x 47uF 0805,2x 22uF 0603 @ board edge  
7x 10uF 0402,1x 1uF 0201 @ backside


Apple Implementation:1x 220uF  
5x 20uF  
1x 1uF  
2x 12pF and 3pF (NO STUFF)




SYNC_MASTER=Mary		SYNC_DATE=04/26/2018	
PAGE TITLE		CPU Decoupling 2	
		DRAWING NUMBER	051-02424
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	dvt-1
		PAGE	11 OF 142
		SHEET	11 OF 115


BOM\_COST\_GROUP=CPU & CHIPSET






PAGE TITLE			
PCH RTC/HDA/JTAG/SATA/CLK			
 Apple Inc.	DRAWING NUMBER	051-02424	SIZE D
	REVISION	6.0.0	
	BRANCH	dvt-1	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		12	OF 142
SHEET		12	OF 115















PAGE TITLE

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-02424

REVISION

6.0.0

BRANCH

dvt-1

PAGE

15 OF 142

SHEET


15 OF 115

SIZE

D


BOM\_COST\_GROUP=CPU & CHIPSET






PAGE TITLE: PCH Power			
	DRAWING NUMBER	051-02424	SIZE
	REVISION	6.0.0	D
	BRANCH	dvt-1	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	16 OF 142
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	16 OF 115






SYNC_MASTER=Mary		SYNC_DATE=04/26/2018	
PAGE TITLE		PCH Decoupling	
		DRAWING NUMBER	051-02424
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-1
		PAGE	17 OF 142
		SHEET	17 OF 115





DESIGN: X502/MLB		
LAST CHANGE: Mon Jun 15 22:04:28 2015		
PAGE TITLE: CPU/PCH Merged XDP		
 Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
	BRANCH	dvt-1
	PAGE	18 OF 142
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 18 OF 115



CRITICAL  
C1900  
13PF

1 2

2A  
5.0V  
CERM-COG  
0201-1

PCH CLK24M XTALOUT R

CRITICAL  
Y1900  
2.5X2.0MM-SM  
24MHZ-10PPM-8PF-40OHM

1 2 3

CRITICAL  
C1901  
13PF

1 2

2A  
5.0V  
CERM-COG  
0201-1

R1901  
200K  
1/20W  
MF  
0201

PCH CLK24M XTALIN

R1900  
1 0 2  
1/20W  
MF  
0201

12 109

12 109

PDG recommends 18pF, check in charz.

Coin-Cell Holder

PPVBATT G3 RTC  
MIN LINE WIDTH=0.6000  
MIN NECK WIDTH=0.2000  
VOLTAGE=3.3V

BT1000  
BB10201-C34A3-7H

R1902 1K  
1 2  
5% 1/16W MF-1F 402

PP3V3 G3H

PPVBATT G3 RTC R

C1975 0.1UF  
1 2  
10% 10V XSR-CERM 0201

SP1901 1.97X2.02MM-NSP  
1 SMT-PAD OMIT

SP1901 1.97X2.02MM-NSP  
1 SMT-PAD OMIT

NOSTUFF D1900 BAT54DW-X-G SOT-363

Desktop should use diode for RTC power

PP3V3 G3 RTC R  
MIN LINE WIDTH=0.6000  
MIN NECK WIDTH=0.2000  
VOLTAGE=3.3V

NOSTUFF C1976 0.1UF  
1 2  
10% 10V XSR-CERM 0201


PPVRTC G3 PCH REG R  
From PMU LDO1

R1932 0  
1 2  
5% 1/20W MF 0201

R1931 0  
1 2  
5% 1/20W MF 0201

PP3V0 G3H RTC  
To PCH VCORTC


Per radar://32938827,  
coin connector is back to 511s0074



BOM\_COST\_GROUP=CPU &amp; CHIPSET




Platform Reset Level Shifter




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, 100K	R2002		ENET:10G
117S0006	1	RES, 1K	R2002		ENET:1G

Misc Alias





PCH NC Pins




PCH THRMTRIP connection



HDMI HPD



Display Port DDPB, DDPC,DDPD



BOM\_COST\_GROUP=CPU & CHIPSET

PAGE TITLE: Chipset Support 2		
	DRAWING NUMBER	051-02424
	REVISION	6.0.0
	BRANCH	dvt-1
	PAGE	20 OF 142
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		SHEET 20 OF 115











Page Notes

Power aliases required by this page:


- \*PPDDRVP\_S0\_MEM\_A
- \*PPVDDQ\_S0\_MEM\_A
- \*PPDDRVT\_S0\_MEM\_A
- \*PP2V5\_S3\_MEM\_A\_SVD (2.5 - 3.3V)

Signal aliases required by this page:







- \*I2C\_SODIMM\_SDA
- \*I2C\_SODIMM\_SCL

BOM options provided by this page:

(NONE)



DDR4 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)




P/N: 516S00327

J2300

DDR4-SO-DIMM-X1037

F-ANG-SM

SYM 1 OF 3




J2300


DDR4-SO-DIMM-X1037

F-ANG-SM


SYM 3 OF 3



Memory desense caps



BOM\_COST\_GROUP=DRAM

SYNC_MASTER=Mary		SYNC_DATE=04/26/2018	
PAGE TITLE		DDR4 DIM A	
 Apple Inc.		DRAWING NUMBER	051-02424
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-1
		PAGE	23 OF 142
		SHEET	23 OF 115



















PAGE TITLE		
USB-C (X) TR HIGH SPEED 2		
	DRAWING NUMBER	051-02424
	REVISION	6.0.0
	BRANCH	dvt-1
	PAGE	29 OF 142
NOTICE OF PROPRIETARY PROPERTY:		SHEET
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		27 OF 115
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
I NOT TO REPRODUCE OR COPY IT		
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
I V ALL RIGHTS RESERVED		








# X PRIMARY ACE USB-C PORT CONTROLLER (UPC)

J137 USB-C SUPPORTS 5V @ 3A  
PP12V IS FOR PROGRAMMING ACE ONLY



NOTE:  
DEBUG MUX IS CONNECTED TO  
PRIMARY ACE OF 1ST RIDGE (XA ACE)  
R3752-R3755, R3790-R3792 ARE OPTIONAL

BOM\_COST\_GROUP=USB-C

PAGE TITLE: USB-C (X) PORT CONTROLLER A		
Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	31 OF 142
	SHEET	29 OF 115



## D




A

A

BOM\_COST\_GROUP=USB-C






J137 SUPPORTS 5V @ 3A  
J137 HAS A QUAD-PACK USB-C CONNECTOR


NOTE: DEBUG\_MUX\_2 (U3000)  
CONNECTS TO THIS PORT

PAGE TITLE			PAGE NUMBER		
USB-C (X) CONNECTORS			051-02424		
Apple Inc.			REVISION		
NOTICE OF PROPRIETARY PROPERTY:			6.0.0		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			BRANCH		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			dvt-1		
I NOT TO REPRODUCE OR COPY IT			PAGE		
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			33 OF 142		
I ALL RIGHTS RESERVED			SHEET		
			31 OF 115		

BOM\_COST\_GROUP=USB-C







PAGE TITLEEmpty		
 Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
	BRANCH	dvt-1
	PAGE	34 OF 142
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	SHEET	32 OF 115

BOM\_COST\_GROUP=DEBUG






PAGE TITLEEmpty		
 Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
	BRANCH	dvt-1
	PAGE	35 OF 142
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	SHEET	33 OF 115

BOM\_COST\_GROUP=DEBUG



Software	I2S_SEL	UART_SEL	UART I/F
Gen1 (macOS)	0	1	UART (PCH)
Gen2	X	0	UART (SOC)



APN376S00335  
min Vgs(th)0.7V


Q3660 ensures BT does not backpower the PCH

SOC AND PCH RTS GO TO HPN CTS  
SOC AND PCH CTS GO TO HPN RTS

PAGE TITLE			PAGE TITLE		
WIFI/BT: Support			WIFI/BT: Support		
Apple Inc.			DRAWING NUMBER	051-02424	SIZE
			REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY:			BRANCH	dvt-1	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE	36 OF 142	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET	34 OF 115	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

BOM\_COST\_GROUP=WIRELESS















Note 1) IPU represents SW configured state, not HW default





SYNC_MASTER=May		SYNC_DATE=04/26/2018	
PAGE TITLE			
SoC GPIO/SEP/USB/DDR/Test			
 Apple Inc.	DRAWING NUMBER	051-02424	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	dvt-1
		PAGE	39 OF 142
		SHEET	37 OF 115

BOM\_COST\_GROUP=SOC














SYNC_MASTER=MSY		SYNC_DATE=04/26/2018	
PAGE TITLE		SoC PCIe	
		DRAWING NUMBER	051-02424
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR PUBLISH IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	dvt-1
		PAGE	42 OF 142
		SHEET	40 OF 115


BOM\_COST\_GROUP=SOC




8 7 6 5 4 3 2 1

Current estimates @ 105C & 2GB from Gibraltar Power Specification Rev 0.5.3


112 105 102 PPVDDCPU AWAKE SOC  
0.625V - 1.06V  
11.6A Max



AA12  
AA14  
AA16  
AB11  
AB13  
AB15  
N12  
N14  
N16  
P11  
P13  
P15  
R10  
R12  
R14  
U12  
U14  
U16  
W10  
W12  
W14  
Y11  
Y13  
Y15




AA10  
N10  
R16  
T11  
T13  
T15  
U10  
V11  
V13  
V15  
W16




PPVDDCPU AWAKE  
0.8V - 1.06V  
0.9A Max

SOC VDDCPU SENSE  
TP\_SOC VSSCPU SENSE

112 105 102 PP0V82 SLPPDDR  
5.6A Max




AC10  
AC12  
AC14  
AC16  
AC18  
AC20  
AC22  
AC24  
AD11  
AD13  
AD15  
AD17  
AD19  
AD21  
AD23  
AD25  
L10  
L12  
L14  
L16  
L18  
L20  
L22  
L24  
M11  
M13  
M15  
M19  
M21  
M23  
M25



R18  
R20  
R22  
R24  
T19  
T21  
T23  
T25  
W18  
W20  
W22  
W24  
Y17  
Y19  
Y21  
Y23


VDD\_SOC\_SENSE Y25 TP\_SOC VDDSOC SENSE  
VSS\_SENSE Y26 TP\_SOC VSSSOC SENSE

SYNC_MASTER=msy		SYNC_DATE=04/26/2018	
PAGE TITLE			
SoC Power 1			
	DRAWING NUMBER		SIZE
	051-02424		D
<b>Apple Inc.</b>		REVISION	
		6.0.0	
		BRANCH	
		dvt-1	
<b>NOTICE OF PROPRIETARY PROPERTY:</b> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		43 OF 142	
		SHEET	
		41 OF 115	

BOM\_COST\_GROUP=SOC




BOM\_COST\_GROUP=SOC






BOM\_COST\_GROUP=SOC








SYNC\_MASTER=Maszy

SYNC\_DATE=04/26/2018

SoC Ground

 Apple Inc.

DRAWING NUMBER

051-02424

REVISION

6.0.0

BRANCH

dvt-1

PAGE

46 OF 142

SHEET

44 OF 115

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BOM\_COST\_GROUP=SOC



8

7

6

5


4

3


2

1

## Boot Config




## Board ID



See &lt;rdar://31977435&gt; for project assignments


## Board Revision



## SEP EEPROM


STLNx: (Write: 0xE2, Read 0xE3)

OG: (Write: 0xA2, Read 0xA3)




## SMC AVREF Supply


Footprint supports 353S01042 alternate




## PECI Level Shifting



## PCH PM Level Shifting



## SoC ROM



## PROCHOT Level Shifter

rdar://problem/36121354

BOM\_COST\_GROUP=SOC

SYNC_MASTER=MSY		SYNC_DATE=04/26/2018	
PAGE TITLE			
SoC Shared Support		DRAWING NUMBER	051-02424
		REVISION	6.0.0
		BRANCH	dvt-1
		PAGE	47 OF 142
		SHEET	45 OF 115
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


D



## B



	5	4	
--	---	---	--



BOM\_COST\_GROUP=SOC

```
NC DISP GCON INT L
```

PAGE TITLE

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLICANT. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH dvt-1  PAGE 48 OF 142  SHEET 46 OF 115
---	--


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLICANT. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH dvt-1  PAGE 48 OF 142  SHEET 46 OF 115
---	--



G3H

12V\_G3H uses ACDC


3V3\_G3H is enabled by PMIC.PVDDMAIN\_EN - this is only applied for laptop Big current G3H.  
On desktop,3V3\_G3H should be enabled by 12V.



3V3\_G3H\_PGOOD is to PMIC.GPIO


G3S - static timing by PMU

P5V\_G3S is enabled by PMIC.GPIO



P3V3\_G3S is enabled by PMIC.GPIO

P1V8\_G3S is through BUCK3\_SW4.




S5 - static timing by PMU

3V3\_S5 uses PMU SW

1V8\_S5 uses PMU SW

1V05\_S5 uses PMU SW

USB-A - HW sequencing




S3

1V2\_S3 sequencing



Calpe VDDQ\_EN -> 2V5\_VTT -> 2V5\_PGOOD -> Enable 1V2 VDDQ -> VDDQ\_PGOOD

DDR4 Requirement:  
VPP > VDDQ at all times  
=> Ensure VPP discharges more slowly than VDDQ



1V05\_S3 uses PMU SW









S0 CPU - HW + PMU sequencing




PAGE TITLE		
Power Sequencing		
	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	49 OF 142
	SHEET	47 OF 115


BOM\_COST\_GROUP=PLATFORM POWER






SYNCHMASTER-Header		SYNCH DATE=04/26/2018	
PAGE TITLE I2C Connections 1			
 Apple Inc.	DRAWING NUMBER 051-02424		SIZE D
	REVISION 6.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH dvt-1	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 50 OF 142	
		SHEET 48 OF 115	










PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
311S00179	1	IC,SLSX4402,2BIT D-LVL XLTR,1.8X1.2,DFN8	U5370	CRITICAL	

PAGE TITLE		
SMBus Connections		
	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	53 OF 142
	SHEET	50 OF 115

BOM\_COST\_GROUP=CPU & CHIPSET




J680 SENSOR SETTINGS				
CHIP	Vref(V)	Vmax	SMC sample Freq.	ADR RC filter
H9M	1.25	1.8	10khz	0.1ms
CALPE	1.5	5	10hz	1ms
EADC	2.5	5	1-2hz(10hz)	100ms




### P3V3\_G3H High Side Current Sense (IO3R)

Gain: 200x, EDP: 5.31 A  
Rsense: 0.003  
Vsense: 16 mV, Range: 5.6 A




### CPU High Side Currrent Sense (IC0R)

Gain: 100x, EDP: 14.41 A  
Rsense: 0.001  
Vsense: 14 mV, Range: 21.8 A



### P5V\_G3H High Side Current Sense (IO5R)

Gain: 200x, EDP: 5.89 A  
Rsense: 0.003  
Vsense: 18 mV, Range: 6.17 A




PAGE TITLE		
Power Sensors High Side		
	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR PUBLISH IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	54 OF 142
	SHEET	51 OF 115




CPU Core Current Sense (ICAC)

Gain: 111.6x, EDP: 128 A  
Rsense: 3x of 0.0005  
Vsense:22.4 mV, Range: 134.4 A




DDR4 1.2V Current Sense (IM0R)

Gain: 200x, EDP: 7.43 A  
Rsense: 0.001  
Vsense: 7 mV, Range: 7.8 A



2.5V Current Sense (IM0C)


Gain: 500x, EDP: .24 A  
Rsense: 0.015  
Vsense: 4 mV, Range .27A



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	5	RSS,MTL,FLIM,100K,1/16W,0201,SMD,LP	R5576,R5519,R5549,C5539,R5529		LOADRC:NO

PAGE TITLE: Power Sensors Load Side		
	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	55 OF 142
	SHEET	52 OF 115






PAGE TITLE: Power Sensors Extended 1		
	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	56 OF 142
	SHEET	53 OF 115

BOM\_COST\_GROUP=SENSORS




# Thunderbolt TBT Current Sense (IU3C)

Gain: 100x, EDP: 1.76 A  
Rsense: 0.010  
Vsense: 18 mV, Range: 1.85 A




# CPU GT Current Sense (ICTC)

Gain: 148.8x, EDP: 32 A  
Rsense: 2x of 0.001  
Vsense: 16.8 mV, Range: 33.6 A  
SMC: ADC6




# CPU SA Current Sense (ICSC)

Gain: 200x, EDP: 11.1 A  
Rsense: 0.001  
Vsense: 11 mV, Range: 11.66 A




# Calpe 3V3 Current Sense (ISLC)

Gain: 200x, EDP: 12.6 A  
Rsense: 0.001  
Vsense: 12 mV, Range: 12.73 A




# CPU VCCIO Current Sense (ICIC)


Gain: 500x, EDP: 6.4 A  
Rsense: 0.001  
Vsense: 6 mV, Range: 6.72 A



PAGE TITLE		
Power Sensors Extended 2		
Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	57 OF 142
	SHEET	54 OF 115







PAGE TITLE: Thermal Sensors		
 Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
	BRANCH	dvt-1
	PAGE	58 OF 142
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		SHEET 55 OF 115




## CPU Core Voltage Sense (VCAC)

## CPU SA Voltage Sense (VCSC)




## CPU GT Voltage Sense (VCTC)




## ENET 0V85 VR P12V Input Current Sense (IE2R)

Gain: 200x, EDP: .8 A  
Rsense: 0.01  
Vsense: 8 mV, Range: .88 A




## PP5V\_G3S\_USBC High side Current Sense (IU5C)

Gain: 100x, EDP: 10.2 A  
Rsense: 0.003  
Vsense: 31 mV, Range: 10.91 A




## ENET 3V3 Current Sense (IE3R)

Gain: 500x, EDP: .79 A  
Rsense: 0.01  
Vsense: 8 mV, Range: .8 A




## PP5V\_G3S\_USBA High side Current Sense (IUAC)

Gain: 100x, EDP: 3.2 A  
Rsense: 0.001  
Vsense: 32 mV, Range: 3.32 A



## Harpoon PP3V3\_G3S Low side Current Sense (IAPC)

Gain: 200x, EDP: 2.16 A  
Rsense: 0.01  
Vsense: 22 mV, Range: 2.25 A




SYNC_MASTER=Mary		SYNC_DATE=04/26/2018	
PAGE TITLE		More V/I Sensing	
		DRAWING NUMBER	051-02424
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	dvt-1
		PAGE	59 OF 142
		SHEET	56 OF 115

BOM\_COST\_GROUP=SENSORS



## SMC Fan 0 (System)




The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q6010 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q6010 is at common and the SMC sinks current when Q6010 is on.


This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.

Otherwise, this is simply a pass-FET.  
See RADAR: 10565825- D7: Need schematic and PCB file of fan(All Vendors).

Add C6020 1000pF Cap, Change R6020 to 47K -- Radar 11661918 D8 Protol Fan Tach instability.

SYNCHMASTER=Mary		SYNCHDATE=04/26/2019	
PAGE TITLE			
System Fan Connector			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02424		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	6.0.0		
	BRANCH		
	dvt-1		
	PAGE		
	60 OF 142		
	SHEET		
	57 OF 115		






SYNC\_MASTER=Main

SYNC\_DATE=04/26/2018

PAGE TITLE

SPI Debug Connector

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-02424

REVISION  
6.0.0

BRANCH  
dvt-1


PAGE  
61 OF 142

SHEET  
58 OF 115


SIZE  
D

BOM\_COST\_GROUP=DEBUG






BOM\_COST\_GROUP=AUDIO


PAGE TITLE			
AUDIO JACK CODEC			
 Apple Inc.	DRAWING NUMBER 051-02424		SIZE D
	REVISION 6.0.0		
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH dvt-1		
	PAGE 63 OF 142		
	SHEET 59 OF 115		




1x MONO SPEAKER AMPLIFIER (TAS5770)  
APN: 353S01629




BOM\_COST\_GROUP=AUDIO

AUDIO SKPR AMP		
 Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	64 OF 142
	SHEET	60 OF 115







PAGE TITLE: AUDIO JACK CONNECTOR		
 Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	66 OF 142
	SHEET	61 OF 115



BOM\_COST\_GROUP=AUDIO





PAGE TITLE		
USB-A CONN AND AUDIO JACK		
 Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	67 OF 142
	SHEET	62 OF 115







CPU VCC Regulator  
EDC = 128A  
TDC = 91A  
Fsw = 583KHz

D

C

B


A

D

C

B


A




DRAWING: LAST_MODIFIED=Thu Jul 12 17:56:51 2018	
PAGE TITLE: CPU & CHIPSET: CPU CORE VR (VCC)	
	DRAWING NUMBER: 051-02424
	REVISION: 6.0.0
	BRANCH: dvt-1
	PAGE: 72 OF 142
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	SHEET: 64 OF 115



EDC = 32A  
TDC = 25A  
Fsw = 583KHz





DRAWING		LAST MODIFIED=Thu Jul 12 17:57:07 2018	
PAGE TITLE		CPU & CHIPSET: CPU CORE VR (VCCGT)	
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02424		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY:		6.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR COPIED IN ANY FORM WITHOUT THE WRITTEN PERMISSION OF APPLE INC.		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I INT NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		73 OF 142	
		SHEET	
		65 OF 115	



CPU VCCSA Regulator

EDC = 11.1A  
TDC = 10A  
Fsw = 583KHz



DRAWING: LAST_MODIFIED=Thu Jul 12 17:57:07 2018		
PAGE TITLE: CPU & CHIPSET: CPU CORE VR (VCCSA)		
 Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	74 OF 142
	SHEET	66 OF 115

BOM\_COST\_GROUP=CPU & CHIPSET




# VDDQ S3 REGULATOR

VDDQ = 1.2V @ 8.43A (EDC)

VTT = 0.6V @ 1A (EDC)

VPP = 2.5V @ 0.384A (EDC)

Fsw = 500KHz



PAGE TITLE		
CPU & CHIPSET: CPU VDDQ VR		
	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
I NOT TO REPRODUCE OR COPY IT		
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
I ALL RIGHTS RESERVED		
BRANCH	dvt-1	
PAGE	75 OF 142	
SHEET	67 OF 115	



### 3.3V G3H Regulator

EDC = 16A

TDC = 13.6A


Fsw = 500KHz


### 5V G3S Regulator

EDC = 13.5A


TDC = 13.5A

Fsw = 500KHz



PAGE TITLE: PLATFORM POWER: 3.3V G3H/5V G3S VR		
 Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	76 OF 142
	SHEET	68 OF 115





		Supplied Current
BUCK3_SW1	PPIV8 AWAKE	0.3A
BUCK3_SW2	PPIV8 SLPS2R PMUVDDGPIO	0.3A
BUCK3_SW3_0	PPIV8 S5	1.0A
BUCK3_SW4_0		
BUCK3_SW4_1	PPIV8 G3S	1.0A
BUCK3_SW5	TP PPIV8 PMU BUCK3SW5	0.5A
BUCK4_SW1	TP PPIV1 PMU BUCK4SW1	0.5A
BUCK6_SW1	TP PPIV2 PMU BUCK6SW1	0.3A
BUCK8_SW1	TP PPIV PMU BUCK8SW1	0.3A
BUCK8_SW2	PPIV S3	0.3A

SYNC\_MASTER=Mary

PAGE TITLE

051-02424

051-02424

6.0.0

dvt-1

78 OF 142


69 OF 115

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BOM\_COST\_GROUP=SOC










Caution : AMUX programmed with Gain 1 should not have inputs greater than 1.5V

PBUS	Rising Vth	Falling Vth
2S	6.059V	5.636V
3S	9.076V	8.443V
12V	9.076V	8.443V

Power-Down Sequencing during forced shutdown  
(Calpe RESET\_IN, VDD\_HI low, Calpe VR failure)  
GPIO20-25 turn off independently unless their domain disables first



SYNC_MASTER=Mary		SYNC_DATE=04/26/2018	
PAGE TITLE		PMIC GPIOs Controls	
		DRAWING NUMBER	051-02424
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	dvt-1
		PAGE	80 OF 142
		SHEET	71 OF 115




# System Power States

Rails	System State:		Shutdown (G3H)		Standby (G3S)		Standby (S4)		Sleep (S0i/S3)		Run (S0)
	CPU/PCH State:		Off (RTC Only)		Off (RTC Only)		Standby		Sleep		Run
	SoC State:		S2R	Awake	S2R	Awake	S2R	Awake	S2R	Awake	Awake
PP*_S2R (0.8,1.1,1.8V)	On	On	On	On	On	On	On	On	On	On	On
PP*_DDR (0.8,0.9,1.1V)	Off	On	Off	On	Off	On	Off	On	Off	On	On
PP*_AWAKE	Off	On	Off	On	Off	On	Off	On	Off	On	On
(CPU, SRAM, 1.2, 1.8, 3.3V)											
PP3V3_G3H (VR1)	On	On	On	On	On	On	On	On	On	On	On
PP1S_G3H	On	On	On	On	On	On	On	On	On	On	On
PP3V3_G3W	Off	On	Off	On	On	On	On	On	On	On	On
PP*_G3S (1.8, 3.3, 5V)	Off	On	On	On	On	On	On	On	On	On	On
PP*_S5 (1.8, 3.3V)	Off	Off	Off	Off	On	On	On	On	On	On	On
CPU/PCH Vrs	Off	Off	Off	Off	Off/On	Off/On	Off/On	Off/On	Off/On	Off/On	On


```
* System: Shutdown Awake is a transition state only.
* SoC: SLP_DDR is a transition state only.
* CPU/PCH: S4 is only used by desktops for USB wakes.
* CPU/PCH: S5 is a transition state. May also be used for RTC wakes.
```

### 3.3V G3 Standby Switch




Based off rdar://30356539, 3V3\_G3W can be combined into 3V3\_G3W


3.3V S0SW TBT X Switch




3.3V S0SW TBT T Switch




### 3.3V ENET Switch



1.2V S0SW VCCPLL\_OC Switc



VCCPLL\_OC has turn-on requirement of 11uS min and 240uS max from EN to 1.1V


PAGE TITLE		DRAWING NUMBER		SIZE
Power FETs		051-02424		D
 Apple Inc.		REVISION		
		6.0.0		
		BRANCH		dvt-1
NOTICE OF PROPRIETARY PROPERTY:		PAGE		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE NOT TO REPRODUCE OR COPY IT NOR TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ANY MANNER.		82 OF 142		
		SHEET		
		72 OF 115		

BOM\_COST\_GROUP=PLATFORM POW



VCCIO S0 REGULATOR

EDC = 6.4A  
TDC = 6.4A  
Fsw = 500KHz



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0358	2	CAP, 470uF, 0.0060HM, 2V, D2	C8340, C8341	VR_BULKCAP:CURRENT
128S0381	2	CAP, 470uF, 0.00450HM, 2.5V, SM	C8340, C8341	VR_BULKCAP:FUTURE

Note:  
Regulator requires  
a minimum load to  
prevent noise in the  
audio frequencies

NOTE: CONSIDER 1UH.

APN 152S00943

CRITICAL

L8330

1UH-20%-14A-0.00650HM

CRITICAL

L8330:1.1MM

CRITICAL

XW8380

CRITICAL

XW8381

CRITICAL

C8300

0.022UF

CRITICAL

R8381

9.31K

CRITICAL

R8382

9.31K

CRITICAL

R8383

9.31K

CRITICAL

R8384

9.31K

CRITICAL

R8385

9.31K

CRITICAL

R8386

9.31K

CRITICAL

R8387

9.31K

CRITICAL

R8388

9.31K

CRITICAL

R8389

9.31K

CRITICAL

R8390

9.31K

CRITICAL

R8391

9.31K

CRITICAL

R8392

9.31K

CRITICAL

R8393


9.31K

CRITICAL

R8394


9.31K


CRITICAL

DRAWING		LAST_MODIFIED=Thu Jul 12 17:57:13 2018	
PAGE TITLE			
CPU & CHIPSET: CPU VCCIO VR			
 Apple Inc.		DRAWING NUMBER	051-02424
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH	dvt-1
		PAGE	83 OF 142
		SHEET	73 OF 115

BOM\_COST\_GROUP=CPU & CHIPSET







PAGE TITLESSD DEBUG AND SUPPORT		
 Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	85 OF 142
	SHEET	74 OF 115








# S4E0




SYNC_MASTER=Master PAGE TITLE		SYNC_DATE=04/26/2018 SSD0 S4E 0	
 Apple Inc.		DRAWING NUMBER 051-02424	SIZE D
		REVISION 6.0.0	
<b>NOTICE OF PROPRIETARY PROPERTY:</b>  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH dvt-1	
		PAGE 86 OF 142	
		SHEET 75 OF 115	




# S4E1




SYMC MASTER-Mark		SYMC DATE-04/26/2018	
PAGE TITLE			
SSD0 S4E 1			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02424		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED	REVISION		
	6.0.0		
	BRANCH		
	dvt-1		
	PAGE		
	87 OF 142		
SHEET			
76 OF 115			





# S4E2




SYNC_MASTER=Mary		SYNC_DATE=04/26/2018	
PAGE TITLE			
SSD0 S4E 2			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-02424		D
	REVISION		
	6.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		dvt-1	
PAGE		88 OF 142	
SHEET		77 OF 115	




# S4E3




SYN: MASTER-Mary		SYN: DATE=04/26/2018	
PAGE TITLE			
SSD0 S4E 3			
 Apple Inc.	DRAWING NUMBER 051-02424		SIZE D
	REVISION 6.0.0		
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH dvt-1		
	PAGE 89 OF 142		
	SHEET 78 OF 115		






PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
118S0738	1	RES, THICKFILM, 200KOHM, 0.1%, 1/20W, 0805	R9002	CRITICAL	SSD0_NAND_VCC: 2.7V
103S00049	1	RES, THICKFILM, 221KOHM, 0.1%, 1/20W, 0805	R9003	CRITICAL	SSD0_NAND_VCC: 2.5V


BOM\_COST\_GROUP=SSD


PAGE TITLE		SSD0 PMIC & VR	
 Apple Inc.		DRAWING NUMBER	051-02424
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-1
		PAGE	90 OF 142
		SHEET	79 OF 115











SYNC_MASTER=Mary		SYNC_DATE=04/26/2018	
PAGE TITLE			
1G ENET SUPPORT			
 Apple Inc.		DRAWING NUMBER	051-02424
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	dvt-1
		PAGE	94 OF 142
		SHEET	81 OF 115

BOM\_COST\_GROUP=ETHERNET
























ENET 1V2 REGULATOR	
VOUT	1.20 V
EDC	1 A
OC	2.2 A (TYP)
TDC	0.9 A
Fsw	1.6 MHZ

ENET 2V1 REGULATOR	
VOUT	2.10 V
EDC	0.5 A
OC	2.2 A (TYP)
TDC	0.4 A
Fsw	1.6 MHZ

VR 10G ENET 1V2, 2V1		
	DRAWING NUMBER	051-02424
	REVISION	6.0.0
	BRANCH	dvt-1
	PAGE	100 OF 142
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		SHEET 86 OF 115





FSEL STRAP	SW FREQ
GND	300 kHz
VCC	1 MHz
100k to GND	600 kHz
FLOAT	500 kHz









NOTE:  
TERMINATION R INTEGRATED IN PCON.  
NO EXT. TERMINATION NEEDED.

\* ALL PINS OF IC'S, COMPONENTS, AND CONNECTORS ASSOCIATED WITH ANY  
HIGH-SPEED NET HAS PROPERTY: GND\_VOID=TRUE TO VOID GND PLANE UNDERNEATH.



PAGE TITLE: HDMI DESENSE FILTERS		
	DRAWING NUMBER	051-02424
	REVISION	6.0.0
	BRANCH	dvt-1
	PAGE	107 OF 142
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 89 OF 115










DDI interface AC Caps

From CPU


To HDMI




PAGE TITLE: HDMI PROJECT SUPPORT		
 Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	109 OF 142
	SHEET	91 OF 115

BOM\_COST\_GROUP=HDMI

















J137 USB-C SUPPORTS 5V @ 3A  
PP12V IS FOR PROGRAMMING ACE ONLY



BOM\_COST\_GROUP=USB-C




## D



A

BOM\_COST\_GROUP=USB-C






J137 HAS A QUAD-PACK USB-C CONNECTOR  
J137 SUPPORTS 5V @ 3A


PAGE TITLE			PAGE NUMBER		
USB-C (T) CONNECTORS			051-02424		
Apple Inc.			6.0.0		
NOTICE OF PROPRIETARY PROPERTY:			dvt-1		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			115 OF 142		
I NOT TO REPRODUCE OR COPY IT			97 OF 115		
IN NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					


BOM\_COST\_GROUP=USB-C










PAGE TITLEEmpty		
 Apple Inc.	DRAWING NUMBER051-02424	SIZED
	REVISION6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCHdvt-1	
	PAGE117 OF 142	
	SHEET99 OF 115	

BOM\_COST\_GROUP=DEBUG



MLB Power button connector

SIL LED Drive Circuit




BOM\_COST\_GROUP=PLATFORM POWER


POWER INPUT FROM AC/DC 1		
	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH
		dvt-1
		PAGE
		118 OF 142
		SHEET
		100 OF 115










PAGE TITLE		
Power Aliases - 1		
 Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-1
	PAGE	120 OF 142
	SHEET	102 OF 115















BOM\_COST\_GROUP=DESENSE







## FCT TEST POINTS (TOP SIDE OF MLB)

## AUDIO

TPC597 A 1 TP-P5  
TPC5A1 A 1 TP-P5 SPKRCONN OUTP 60 107  
TPC5A0 A 1 TP-P5 SPKRCONN OUTN 60 107  
TPC598 A 1 TP-P5  
TPC510 A 1 TP-P5 SPKRCONN OUTP 60 107  
TPC511 A 1 TP-P5 SPKRCONN OUTN 60 107

TPC5A2 A 1 TP-P5

TPC5B8 A 1 TP-P5 AUD CONN RING SENSE 61  
TPC5B7 A 1 TP-P5 AUD CONN RING2 XW 61 106  
TPC5B6 A 1 TP-P5 AUD CONN TIP SENSE 61 106  
TPC5B5 A 1 TP-P5 AUD CONN HP SENSE R 61 106

TPC5A7 A 1 TP-P5  
TPC5B3 A 1 TP-P5 AUD CONN HP SENSE L 61 106  
TPC5A8 A 1 TP-P5 AUD CONN HP LEFT 61 106  
TPC5A9 A 1 TP-P5 AUD CONN HP RIGHT 61 106  
TPC5B0 A 1 TP-P5 AUD CONN RING2 61 106  
TPC5B2 A 1 TP-P5 AUD CONN SLEEVE 61 106  
TPC5K0 A 1 TP-P5  
TPC5K1 A 1 TP-P5 AUD CONN SLEEVE XW 61 106

## HDMI Test Points

TPC556 A 1 TP-P5 HDMI CEC CONN 88  
TPC557 A 1 TP-P5 HDMI RSVD 88  
TPC561 A 1 TP-P5 HDMI DDC 5V CONN SCL 88  
TPC563 A 1 TP-P5 HDMI DDC 5V CONN SDA 88  
TPC5Y9 A 1 TP-P5 HDMI HPD IN CONN 88  
TPC592 A 1 TP-P5 PP5V0 HDMI DDC CONN 88  
TPC593 A 1 TP-P5  
TPC594 A 1 TP-P5

## WIRELESS

TPC5H9 A 1 TP-P5 PP3V3 G3S WLANBT 35 103  
TPC510 A 1 TP-P5 PPIV8 G3S 34 35 103  
TPC5L0 A 1 TP-P5 PPVIN RFLDO WLANBT 35  
TPC5L1 A 1 TP-P5 PPIV2 WLANBT 35  
TPC5L2 A 1 TP-P5 PPIV5 WLANBT 35

## MEMORY

TPC5I3 A 1 TP-P5 PVDDO PGOOD 47 71  
TPC5I4 A 1 TP-P5 PPIV2 S3 103 106  
TPC5I5 A 1 TP-P5 PP2V5 S3 103  
TPC5I6 A 1 TP-P5 PPDDRVTI S0 MEM 103 106  
TPC5I7 A 1 TP-P5 PPIV2 S3 103 106

## HDMI

TPC505 A 1 TP-P5 DDI2 MUX SEL 21 28  
TPC506 A 1 TP-P5 DDI1 MUX SEL 21 28

## USB-A Test Points

## High Speed - Tear drops, NO TP

62 IN USB3 EXTA TX F P  
62 IN USB3 EXTA TX F N  
62 IN USB3 EXTA RX P  
62 IN USB3 EXTA RX N  
62 IN USB2 EXTA P  
62 IN USB2 EXTA N  
62 IN USB3 EXTB TX F P  
62 IN USB3 EXTB TX F N  
62 IN USB3 EXTB RX P  
62 IN USB3 EXTB RX N  
62 IN USB2 EXTB P  
62 IN USB2 EXTB N

TPC595 A 1 TP-P5 PP5V S4 EXTA F 62 107  
TPC596 A 1 TP-P5 PP5V S4 EXTB F 62 107  
TPC599 A 1 TP-P5  
TPC5A6 A 1 TP-P5  
TPC5C5 A 1 TP-P5 PP5V S4 EXTA F 62 107  
TPC5C6 A 1 TP-P5 PP5V S4 EXTB F 62 107  
TPC5C7 A 1 TP-P5  
TPC5C8 A 1 TP-P5

## USBC (PLACE NEAR CONNECTOR)

TPC5G4 A 1 TP-P5 USBC XA SBU1 29 31  
TPC5G5 A 1 TP-P5 USBC XA SBU2 29 31  
TPC5G6 A 1 TP-P5 USBC TA SBU1 95 97  
TPC507 A 1 TP-P5 USBC TA SBU2 95 97  
TPC508 A 1 TP-P5 USBC TB SBU1 96 97  
TPC509 A 1 TP-P5 USBC TB SBU2 96 97  
TPC5G7 A 1 TP-P5 USBC XA CC2 29 31  
TPC5G8 A 1 TP-P5 PPVBUS USBC XA 28 29 31 106 107  
TPC5H0 A 1 TP-P5 PPVBUS USBC XA 28 29 31 106 107  
TPC5H1 A 1 TP-P5 PPVBUS USBC XA 28 29 31 106 107

TPC5H3 A 1 TP-P5 PPVBUS USBC XB 30 31 107  
TPC5H4 A 1 TP-P5 PPVBUS USBC XB 30 31 107  
TPC5I8 A 1 TP-P5 PPVBUS USBC XB 30 31 107

TPC5J1 A 1 TP-P5 PPVBUS USBC TA 95 97 107  
TPC5J0 A 1 TP-P5 PPVBUS USBC TA 95 97 107  
TPC5J2 A 1 TP-P5 PPVBUS USBC TA 95 97 107

TPC5J4 A 1 TP-P5 PPVBUS USBC TB 96 97 107  
TPC5H5 A 1 TP-P5 PPVBUS USBC TB 96 97 107  
TPC5H6 A 1 TP-P5 PPVBUS USBC TB 96 97 107

TPC5H7 A 1 TP-P5  
TPC5H8 A 1 TP-P5  
TPC5M2 A 1 TP-P5  
TPC5K2 A 1 TP-P5  
TPC5K3 A 1 TP-P5  
TPC5K4 A 1 TP-P5  
TPC5J5 A 1 TP-P5  
TPC5J6 A 1 TP-P5

TPC5N9 A 1 TP-P5 USBC XB CC1 30 31  
TPC5N8 A 1 TP-P5 USBC XB CC2 30 31

TPC501 A 1 TP-P5 USBC TA CC1 95 97  
TPC502 A 1 TP-P5 USBC TA CC2 95 97  
TPC503 A 1 TP-P5 USBC TB CC1 96 97  
TPC504 A 1 TP-P5 USBC TB CC2 96 97

## FAN Test Points

TPC558 A 1 TP-P5 FAN 0 PWM FILT 57  
TPC559 A 1 TP-P5 FAN 0 TACH FILT 57

TPC562 A 1 TP-P5 PP12V FAN FILT 57  
TPC564 A 1 TP-P5  
TPC565 A 1 TP-P5

## ENET HS signals - Tear drops, NO TP


109 85 IN ENET CONN A P  
109 85 IN ENET CONN A N  
109 85 IN ENET CONN B P  
109 85 IN ENET CONN B N  
109 85 IN ENET CONN C P  
109 85 IN ENET CONN C N  
109 85 IN ENET CONN D P  
109 85 IN ENET CONN D N

## PSU Test Points

TPC501 A 1 TP-P5 SNS ACDC P 35 100  
TPC500 A 1 TP-P5 SNS ACDC N 35 100  
TPC503 A 1 TP-P5 ACDC ID 100  
TPC504 A 1 TP-P5 ACDC BURST EN L 100  
TPC502 A 1 TP-P5 SYS LED 46 100

## MISC

TPC540 A 1 TP-P5 SYS LED DR 100  
TPC541 A 1 TP-P5 ISNS PIV2 N 52 67  
TPC542 A 1 TP-P5 ISNS PIV2 P 52 67  
TPC543 A 1 TP-P5 ISNS P3V3 G3H HI N 51  
TPC544 A 1 TP-P5 ISNS P3V3 G3H HI P 51  
TPC545 A 1 TP-P5 ISNS P3V3 WLANBT N 56  
TPC546 A 1 TP-P5 ISNS P3V3 WLANBT P 56  
TPC547 A 1 TP-P5 ISNS P5V G3S HI N 51  
TPC548 A 1 TP-P5 ISNS P5V G3S HI P 51  
TPC549 A 1 TP-P5 ISNS PMU N 54  
TPC550 A 1 TP-P5 ISNS PMU P 54  
TPC551 A 1 TP-P5 PMU P3V3 CAPLE ISENSE 46 54  
TPC552 A 1 TP-P5 PP12V FAN FET 57  
TPC553 A 1 TP-P5 PP12V G3H VIN P3V3 G3H 102  
TPC554 A 1 TP-P5 PP12V G3H VIN P5V G3S 102  
TPC555 A 1 TP-P5 PP12V S0 CPUCORE FLT 51 63 105  
TPC556 A 1 TP-P5 PP2V5 S3 VPP 103  
TPC557 A 1 TP-P5 PP3V3 G3H PMU 102  
TPC558 A 1 TP-P5 PP3V3 S0 TBT 103  
TPC559 A 1 TP-P5 PP5V G3S USBA 103  
TPC560 A 1 TP-P5 PP5V G3S USBC 28 94 103  
TPC561 A 1 TP-P5 PPRBUS HS CPU 102  
TPC562 A 1 TP-P5 PPCPUVCCSA S0 SENSE 1 66  
TPC563 A 1 TP-P5 PPVCCIO S0 CPU REG 54 73 105  
TPC564 A 1 TP-P5 PPVDDO S3 REG R 67  
TPC565 A 1 TP-P5 PPVIN ENET P0V85 102  
TPC566 A 1 TP-P5 PPVIN G3H P2V7 102  
TPC567 A 1 TP-P5 SMC CPU HI ISENSE 46 51  
TPC568 A 1 TP-P5 SMC CPU VCC ISENSE 46 52  
TPC569 A 1 TP-P5 SMC CPUGT ISENSE 46 54  
TPC570 A 1 TP-P5 SMC P12VIN ISENSE 46 51  
TPC571 A 1 TP-P5 SMC P1V2 ISENSE 46 52  
TPC572 A 1 TP-P5 XDP CPU TCK 6 18 108  
TPC573 A 1 TP-P5 XDP CPU TDI 6 18 108  
TPC574 A 1 TP-P5 XDP CPU TDO 6 18 108  
TPC575 A 1 TP-P5 XDP CPU TMS 6 18 108  
TPC576 A 1 TP-P5 XDP CPU TRST L 6 13 18 108

SYNC_MASTER=Mary		SYNC_DATE=04/26/2018	
PAGE TITLE			
FCT TESTPOINTS		DRAWING NUMBER	SIZE
 Apple Inc.		051-02424	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		dvt-1	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR PUBLISH IT IN WHOLE OR PART		125 OF 142	
IV ALL RIGHTS RESERVED		SHEET	
		107 OF 115	

BOM\_COST\_GROUP=PCB



ICT TEST POINTS, ICT BOUNDARY SCAN TESTPOINTS

CPU XDP and PCH Test-Points

107 18 6	IN	XDP_CPU_TCK	
18 13	IN	XDP_PCH_TCK	
107 18 6	IN	XDP_CPU_TDI	
107 18 6	IN	XDP_CPU_TDO	
107 18 6	IN	XDP_CPU_TRST_L	
107 18 6	IN	XDP_CPU_TMS	
18 13	IN	XDP_PCH_TMS	
18 13	IN	XDP_PCH_TDI	
18 13	IN	XDP_PCH_TDO	
18 13 6	IN	XDP_CPU_PREQ_L	
18 13 6	IN	XDP_CPU_PRDY_L	
47 45 18 12	IN	PM_RSMRST_L	
110 106 88	IN	PM_PCH_PNR0K	
106 45 34 12	IN	PM_SYSRST_L	
18 6	IN	CPU_CFG<3>	
18 13	IN	PCH_JTAGX	
18 13	BI	PCH_I2P_PMODE	

H9M BOUNDARY SCAN TESTPOINTS ON FCT TESTPOINT PAGE

OTHER ICT TESTPONTS

ACE

26 15	BI	JTAG_TBT_X_TMS	
94 92 26	BI	JTAG_ISP_TDI	
94 92 26	BI	JTAG_ISP_TCK	
94 92 26	BI	JTAG_ISP_TDO	
108 26	BI	TBT_X_TEST_EN	

WLAN

38 36	BI	WLAN_JTAG_TMS	
38 36	BI	WLAN_JTAG_TCK	
38 36	BI	WLAN_JTAG_TDI	
38 36	BI	WLAN_JTAG_TDO	
36 31	BI	WLAN_JTAG_TRST_L	

92 13	BI	JTAG_TBT_T_TMS	
-------	----	----------------	--

38	BI	TP_JTAG_SOC_TRST_L	
----	----	--------------------	--

45 38	BI	SMC_PCH_SYS_PNR0K	
45 38	BI	SMC_PCH_PNR0K	
106 45 38	BI	SMC_SYSRST_L	
106 13	BI	CPU_PWRGD	
106 71 38	BI	PMU_COLD_RESET_L	
38	BI	SOC_JTAG_SEL	
38	BI	SOC_TESTMODE	

36 35	BI	WLAN_JTAG_SEL	
94	BI	TBT_T_TEST_EN	
108 26	BI	TBT_X_TEST_EN	

TP of HDMI (EE tests)

TPC646	TP	DP2HDMI PMU CEC_IRO	90
TPC641	TP	DP2HDMI 1.5G FILT_EN	88 90

TP of Calpe PMIC (EE tests)

TPC642	TP	TP PP1V8 PMU BUCK3SW5	69
TPC643	TP	TP PP1V1 PMU BUCK4SW1	69
TPC644	TP	TP PP1V2 PMU BUCK6SW1	69 108
TPC645	TP	TP PP1V PMU BUCK8SW1	69 108
TPC676	TP	SOC VDDCPU SENSE	41 71
TPC664	TP	TP P3V3G3W_EN	71
TPC665	TP	TP P3V3G3W_PGOOD	71
TPC667	TP	TP SE_PWR_EN	71
TPC668	TP	TP P3V3_S5_EN	71
TPC670	TP	TP PVCCEOPTOEDRAM_P2V7/NAND_PGOOD	71
TPC671	TP	TP PEARL_P2V7/NAND_EN	71
TPC672	TP	TP NAND_DISCHARGE_HDD_PWR_EN	71
TPC673	TP	TP NAND_RESET_L_SD_PWR_EN	71
TPC674	TP	ENET_PWR_EN	71 72 85 86 87
TPC675	TP	TBT_PWR_EN	71 72
TPC679	TP	UPC_TA_GPI07	85
TPC635	TP	BT_PWR_EN	35 36 71
TPC669	TP	WLAN_PWR_EN	95 96 71
TPC680	TP	UPC_TB_GPI07	96
TPC681	TP	TP PP1V2 PMU BUCK6SW1	69 108
TPC682	TP	TP PP1V PMU BUCK8SW1	69 108
TPC677	TP	FAN_PWR_EN	57 71
TPC683	TP	PVCCIO_PGOOD	47 71
TPC684	TP	P3V3MAIN_PGOOD	47 71 110
TPC636	TP	PVCCPLL0C_EN	71 72

Test Points for Calpe breakout

TPC647	TP	PMU_VCCIO_ISENSE	46 71 108
TPC648	TP	PMU_VCCIO_ISENSE	46 71 108
TPC649	TP	PMU_VCCIO_ISENSE	46 71 108
TPC650	TP	PMU_P5V_G3S_HI_ISENSE	46 71
TPC651	TP	PMU_CPUSA_VSENSE	46 71
TPC652	TP	PMU_P5V_USBC_ISENSE	46 71
TPC653	TP	PMU_P5V_USBA_ISENSE	46 71
TPC654	TP	TP_PMU_AMUX_AY	71
TPC655	TP	PMU_P3V3_TBT_ISENSE	46 71
TPC656	TP	PMU_P3V3_SSD0_ISENSE	46 71
TPC657	TP	PMU_PBUS_SSD0_ISENSE	46 71
TPC658	TP	PMU_P3V3_G3H_HI_ISENSE	46 71
TPC659	TP	PMU_P3V3_WLANBT_ISENSE	46 71
TPC660	TP	PMU_P3V3_ENET_ISENSE	46 71
TPC661	TP	PMU_P12V_ENET_ISENSE	46 71
TPC662	TP	TP_PMU_AMUX_B7	71
TPC663	TP	TP_PMU_AMUX_BY	21

TP of H9ML (EE tests)

TPC678	TP	PCC_EVENT	38
TPC686	TP	TP_SMC_DEBUG	46
TPC687	TP	WLAN_CONTEXT_A	35 36 38
TPC688	TP	WLAN_CONTEXT_B	35 36 38

TP of CONTEXT\_A/B can be used for AOP\_UART\_TX/RX for debug

TPC600	TP	LIDOPEN_PSUI2VPGOOD_ACDCBURST_L	38 100
TPC6G8	TP	SMD_SOC_SWDIO	38 46 113
TPC6G9	TP	SMD_SOC_SWCLK	38 46 113

EE TESTS PCH

TPC631	TP	PCIE_CLK100M_WLAN_PCH_N	12 20
TPC632	TP	PCIE_CLK100M_WLAN_PCH_P	12 20
TPC633	TP	PCIE_CLK100M_SOC_N	12 40
TPC634	TP	PCIE_CLK100M_SOC_P	12 40
TPC637	TP	PCIE_CLK100M_TBT_X_N	12 26
TPC638	TP	PCIE_CLK100M_TBT_X_P	12 26
TPC639	TP	PCIE_CLK100M_TBT_T_N	12 92
TPC640	TP	PCIE_CLK100M_TBT_T_P	12 92

TPC690	TP	SPI_PCHROM_MOSI	13 18
TPC691	TP	TP_PCH_CLK32K_SUS	12
TPC692	TP	SPI_IO<2>	13 18
TPC693	TP	SPI_IO<3>	13

TP Debug ACE Nets (EE tests)

TPC622	TP	UPC_XA_DEBUGUART_TX	29
TPC623	TP	PMU_ACTIVE_READY	29 37 71 106 110
TPC624	TP	UPC_XB_DEBUGUART_TX	30
TPC625	TP	UPC_XB_GPI01	30

Test Points for Ace XA/XB GPI00/1, must have in production.

TPC626	TP	UPC_TA_DEBUGUART_TX	95
TPC627	TP	UPC_TA_GPI01	95
TPC628	TP	UPC_TB_DEBUGUART_TX	96
TPC629	TP	UPC_TB_GPI01	96

Test Points for Ace XA/XB GPI00/1, must have in production.

SENSOR TPs

TPC694	TP	SNS_P12VG3H_P	51
TPC695	TP	SNS_P12VG3H_N	51
TPC6C9	TP	ISNS_HS_COMPUTING_P	51
TPC6C8	TP	CPUVR_ISNS_R_P	52
TPC6D2	TP	CPUVR_ISNS_R_N	52
TPC6D1	TP	ISNS_P3V3_G3W_SSD0_P	52
TPC6D0	TP	ISNS_P3V3_G3W_SSD0_N	52
TPC6D3	TP	ISNS_PPBUS_MAIN_SSD0_P	53
TPC6D6	TP	ISNS_PPBUS_MAIN_SSD0_N	53
TPC6D5	TP	ISNS_TBT_P	54
TPC6D4	TP	ISNS_TBT_N	54
TPC6D8	TP	ISNS_CPUVCCIO_P	54
TPC6D7	TP	ISNS_CPUVCCIO_N	54
TPC6E0	TP	CPUGT_ISNS_P	54
TPC6E1	TP	CPUGT_ISNS_N	54
TPC6D9	TP	ISNS_P5V_USBC_P	56
TPC6E4	TP	ISNS_P5V_USBC_N	56
TPC6E3	TP	ISNS_P5V_USBA_P	56
TPC6E2	TP	ISNS_P5V_USBA_N	56
TPC6E6	TP	ISNS_P3V3_ENET_P	56
TPC6E5	TP	ISNS_P3V3_ENET_N	56
TPC6E8	TP	ISNS_P12V_ENET_P	56
TPC6E9	TP	ISNS_P12V_ENET_N	56
TPC6E7	TP	PMU_CPUSA_VSENSE	46 56
TPC6F0	TP	SMC_CPU_VCC_VSENSE	46 56
TPC6F1	TP	SMC_CPUGT_VSENSE	46 56
TPC6F4	TP	TSNS_T1_DX1_P	55
TPC6F2	TP	TSNS_T1_DX2_P	55
TPC6F3	TP	TSNS_T1_DX3_P	55
TPC6F6	TP	TSNS_T1_DX4_P	55
TPC6F7	TP	TSNS_T1_DX5_P	55
TPC6F5	TP	TSNS_T1_DX6_P	55
TPC6F8	TP	TSNS_T1_DX7_P	55
TPC6G0	TP	TSNS_T1_DX8_P	55
TPC6G1	TP	TSNS_T1_DN	55
TPC6G2	TP	TSNS_T2_DX1_P	55
TPC6G4	TP	TSNS_T2_DX4_P	55
TPC6G3	TP	TSNS_T2_DN	55
TPC6G5	TP	TBTTHMSNS_X_D2_P	55
TPC6G6	TP	TBTTHMSNS_X_D2_N	55
TPC6G7	TP	REG_VCCSA_ISNS_1_P	54 66
TPC6H1	TP	REG_VCCSA_ISNS_1_N	54 66
TPC6H0	TP	ISNS_2V5_S3_P	52
TPC6H3	TP	ISNS_2V5_S3_N	52
TPC6H2	TP	TBTTHMSNS_T_D3_P	55
TPC6H5	TP	TBTTHMSNS_T_D3_N	55
TPC6H4	TP		

S4E

TPC619	TP	SSD0_CLKREQ0_L	40 46 75
TPC617	TP	SSD0_CLKREQ01_L	40 46 76
TPC616	TP	SSD0_CLKREQ02_L	40 46 77
TPC630	TP	SSD0_CLKREQ03_L	40 46 78
TPC614	TP	SSD0_S4E0_DROOP_L	75
TPC618	TP	SSD0_S4E1_DROOP_L	76


TPC611	TP	SSD0_S4E2_DROOP_L	77
TPC612	TP	SSD0_S4E3_DROOP_L	78
TPC685	TP	SSD0_OCARINA_VDD_LDO	79
TPC689	TP	SSD0_OCARINA_WP_L	75 76 77 78 79
TPC601	TP	SSD0_VR_P2V7_EN	79
TPC602	TP	SSD0_OCARINA_RESET_L	75 76 77 78 79
TPC603	TP	SSD0_VR_P2V7_PGOOD	79
TPC604	TP	SSD0_OCARINA_TCAL	79
TPC606	TP	SSD0_OCARINA_PFN	75 76 77 78 79
TPC605	TP	SSD0_OCARINA_FORCE_EN	79
TPC607	TP	SSD0_OCARINA_VREF	79
TPC608	TP	SSD0_S4E_BOOT2	74 75 76 77 78
TPC609	TP	SSD0_S4E0_ZQ_C	75
TPC615	TP	SSD0_S4E0_ZQ_L	75
TPC610	TP	SSD0_S4E1_ZQ_C	76
TPC613	TP	SSD0_S4E1_ZQ_L	76
TPC620	TP	SSD0_S4E2_ZQ_C	77
TPC666	TP	SSD0_S4E2_ZQ_L	77
TPC621	TP	SSD0_S4E3_ZQ_C	78
TPC696	TP	SSD0_S4E3_ZQ_L	78
TPC697	TP	SSD0_S4E0_PCIE_RESREF	75
TPC698	TP	SSD0_S4E1_PCIE_RESREF	76
TPC6A1	TP	SSD0_S4E2_PCIE_RESREF	77
TPC6A0	TP	SSD0_S4E3_PCIE_RESREF	78
TPC699	TP	I2C_SSD_SCL	38 48
TPC6A2	TP	I2C_SSD_SDA	38 48
TPC6A3	TP	SSD_BFH	37 74 75 76 77 78
TPC6A4	TP	SSD_PCIE_RESET_L	40 46 75 76 77 78
TPC6A5	TP	SSD_STG01_ADDR	79
TPC6B0	TP	TP_SSD0_OCARINA_VR2_DIS	79
TPC6B1	TP	SSD0_OCARINA_LPB_L	74 75 76 77 78 79

SSD BOUNDARY SCAN Test-Points

TPC6A6	TP	SSD0_S4E_JTAG_TRST_L	74 75 76 77 78
TPC6A9	TP	SSD0_S4E_JTAG_SEL	74 75 76 77 78
TPC6A8	TP	SSD0_SWDIO_UART_D2R	38 74 75 76 77 78
TPC6A7	TP	SSD0_SWCLK_UART_R2D	38 74 75 76 77 78

TPC6B2	TP	TP_SSD0_S4E0_ANI1_VREF	75
TPC6B3	TP	TP_SSD0_S4E0_ANI0_VREF	75
TPC6B6	TP	TP_SSD0_S4E1_ANI1_VREF	76
TPC6B5	TP	TP_SSD0_S4E1_ANI0_VREF	76
TPC6B4	TP	TP_SSD0_S4E2_ANI1_VREF	77
TPC6B7	TP	TP_SSD0_S4E2_ANI0_VREF	77
TPC6B8	TP	TP_SSD0_S4E3_ANI1_VREF	78
TPC6B9	TP	TP_SSD0_S4E3_ANI0_VREF	78
TPC6C1	TP	SSD0_S4E0_SWD_UID0	75
TPC6C0	TP	SSD0_S4E0_SWD_UID1	75
TPC6C2	TP	SSD0_S4E1_SWD_UID0	76
TPC6C3	TP	SSD0_S4E1_SWD_UID1	76
TPC6C4	TP	SSD0_S4E2_SWD_UID0	77
TPC6C6	TP	SSD0_S4E2_SWD_UID1	77
TPC6C7	TP	SSD0_S4E3_SWD_UID0	78
TPC6C5	TP	SSD0_S4E3_SWD_UID1	78

ICT, MAC-1 ,EE Testpoints

 Apple Inc.	DRAWING NUMBER	051-02424	SIZE	D
	REVISION	6.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	dvt-1		
	PAGE	126 OF 142		
	SHEET	108 OF 115		

BOM\_COST\_GROUP=PCB



## ICT TESTPOINTS , High Speed NO\_TEST

## CPU

## PEG

84	IN	PCIE ENET D2R N<3..0>	NO_TEST=1
84	IN	PCIE ENET D2R P<3..0>	NO_TEST=1
84	IN	PCIE ENET R2D C N<3..0>	NO_TEST=1
84	IN	PCIE ENET R2D C P<3..0>	NO_TEST=1
94	IN	PCIE TBT T D2R N<3..0>	NO_TEST=1
94	IN	PCIE TBT T D2R P<3..0>	NO_TEST=1
94	IN	PCIE TBT T R2D C N<3..0>	NO_TEST=1
94	IN	PCIE TBT T R2D C P<3..0>	NO_TEST=1
28	IN	PCIE TBT X D2R N<3..0>	NO_TEST=1
28	IN	PCIE TBT X D2R P<3..0>	NO_TEST=1
28	IN	PCIE TBT X R2D C N<3..0>	NO_TEST=1
28	IN	PCIE TBT X R2D C P<3..0>	NO_TEST=1

## DMI

13	IN	DMI S2N N<3..0>	NO_TEST=1
13	IN	DMI S2N P<3..0>	NO_TEST=1
13	IN	DMI N2S N<3..0>	NO_TEST=1
13	IN	DMI N2S P<3..0>	NO_TEST=1

## DDI

21	IN	DP DDI1 ML C N<3..0>	NO_TEST=1
21	IN	DP DDI1 ML C P<3..0>	NO_TEST=1
21	IN	DP DDI2 ML C N<3..0>	NO_TEST=1
21	IN	DP DDI2 ML C P<3..0>	NO_TEST=1
91	IN	DP DDI3 ML C N<3..0>	NO_TEST=1
91	IN	DP DDI3 ML C P<3..0>	NO_TEST=1
21	IN	DP DDI1 AUXCH C N	NO_TEST=1
21	IN	DP DDI1 AUXCH C P	NO_TEST=1
21	IN	DP DDI2 AUXCH C N	NO_TEST=1
21	IN	DP DDI2 AUXCH C P	NO_TEST=1
91	IN	DP DDI3 AUXCH C N	NO_TEST=1
91	IN	DP DDI3 AUXCH C P	NO_TEST=1

## CPU CLK

12	IN	CPU CLK24M NSSC CLK N	NO_TEST=1
12	IN	CPU CLK24M NSSC CLK P	NO_TEST=1
12	IN	CPU CLK100M PCIBCLK N	NO_TEST=1
12	IN	CPU CLK100M PCIBCLK P	NO_TEST=1
12	IN	CPU CLK100M BCLK N	NO_TEST=1
12	IN	CPU CLK100M BCLK P	NO_TEST=1

## DDR4 MEM

25	IN	MEM A DQ<63..0>	NO_TEST=1
25	IN	MEM A DOS N<7..0>	NO_TEST=1
25	IN	MEM A DOS P<7..0>	NO_TEST=1
23	IN	MEM A CLK N<1..0>	NO_TEST=1
23	IN	MEM A CLK P<1..0>	NO_TEST=1
23	IN	MEM A CKE<1..0>	NO_TEST=1
23	IN	MEM A CS L<1..0>	NO_TEST=1
23	IN	MEM A ODT<1..0>	NO_TEST=1
23	IN	MEM A BA<1..0>	NO_TEST=1
23	IN	MEM A BG<1..0>	NO_TEST=1
23	IN	MEM A ACT L	NO_TEST=1
23	IN	MEM A ALERT L	NO_TEST=1
23	IN	MEM A PAR	NO_TEST=1
23	IN	MEM A A<16..0>	NO_TEST=1
25	IN	MEM B DQ<63..0>	NO_TEST=1
25	IN	MEM B DOS N<7..0>	NO_TEST=1
25	IN	MEM B DOS P<7..0>	NO_TEST=1
23	IN	MEM B CLK N<1..0>	NO_TEST=1
23	IN	MEM B CLK P<1..0>	NO_TEST=1
23	IN	MEM B CKE<1..0>	NO_TEST=1
23	IN	MEM B CS L<1..0>	NO_TEST=1
23	IN	MEM B ODT<1..0>	NO_TEST=1
23	IN	MEM B BA<1..0>	NO_TEST=1
23	IN	MEM B BG<1..0>	NO_TEST=1
23	IN	MEM B ACT L	NO_TEST=1
23	IN	MEM B ALERT L	NO_TEST=1
23	IN	MEM B PAR	NO_TEST=1
23	IN	MEM B A<16..0>	NO_TEST=1

## PMIC

## XTAL

91	IN	PMU XTAL1	NO_TEST=1
91	IN	PMU XTAL1 R	NO_TEST=1
91	IN	PMU XTAL2	NO_TEST=1

## PCH

## CLK

18	IN	ITPXDP CLK100M N	NO_TEST=1
18	IN	ITPXDP CLK100M P	NO_TEST=1

## USB 3.0

113	109	14	IN	USB3 VITAMIN D2R N	NO_TEST=1
113	109	14	IN	USB3 VITAMIN D2R P	NO_TEST=1
113	109	14	IN	USB3 VITAMIN D2R N	NO_TEST=1
113	109	14	IN	USB3 VITAMIN D2R P	NO_TEST=1
113	14	IN	USB3 VITAMIN R2D C N	NO_TEST=1	
113	14	IN	USB3 VITAMIN R2D C P	NO_TEST=1	
62	14	IN	USB3 EXTA D2R N	NO_TEST=1	
62	14	IN	USB3 EXTA D2R P	NO_TEST=1	
62	14	IN	USB3 EXTA R2D C N	NO_TEST=1	
62	14	IN	USB3 EXTA R2D C P	NO_TEST=1	
62	14	IN	USB3 EXTB D2R N	NO_TEST=1	
62	14	IN	USB3 EXTB D2R P	NO_TEST=1	
62	14	IN	USB3 EXTB R2D C N	NO_TEST=1	
62	14	IN	USB3 EXTB R2D C P	NO_TEST=1	

## PCIE

20	14	IN	PCIE WLANPCH D2R N	NO_TEST=1
20	14	IN	PCIE WLANPCH D2R P	NO_TEST=1
20	14	IN	PCIE WLANPCH R2D C N	NO_TEST=1
20	14	IN	PCIE WLANPCH R2D C P	NO_TEST=1
62	14	IN	PCIE ENET PCH D2R N	NO_TEST=1
62	14	IN	PCIE ENET PCH D2R P	NO_TEST=1
62	14	IN	PCIE ENET PCH R2D C N	NO_TEST=1
62	14	IN	PCIE ENET PCH R2D C P	NO_TEST=1
40	14	IN	PCIE SOC D2R N<3..0>	NO_TEST=1
40	14	IN	PCIE SOC D2R P<3..0>	NO_TEST=1
46	14	IN	PCIE SOC R2D C N<3..0>	NO_TEST=1
46	14	IN	PCIE SOC R2D C P<3..0>	NO_TEST=1

## PCIE

19	IN	PCH CLK24M XTALOUT R	NO_TEST=1	
19	12	IN	PCH CLK24M XTALIN	NO_TEST=1
19	12	IN	PCH CLK24M XTALOUT	NO_TEST=1

## Display MUX

## DP

92	21	IN	DP T SNK1 ML C N<3..0>	NO_TEST=1
92	21	IN	DP T SNK1 ML C P<3..0>	NO_TEST=1
92	21	IN	DP T SNK0 ML C N<3..0>	NO_TEST=1
92	21	IN	DP T SNK0 ML C P<3..0>	NO_TEST=1
92	21	IN	DP T SNK1 AUXCH C N	NO_TEST=1
92	21	IN	DP T SNK1 AUXCH C P	NO_TEST=1
92	21	IN	DP T SNK0 AUXCH C N	NO_TEST=1
92	21	IN	DP T SNK0 AUXCH C P	NO_TEST=1

## DP

26	21	IN	DP X SNK1 ML C N<3..0>	NO_TEST=1
26	21	IN	DP X SNK1 ML C P<3..0>	NO_TEST=1
26	21	IN	DP X SNK0 ML C N<3..0>	NO_TEST=1
26	21	IN	DP X SNK0 ML C P<3..0>	NO_TEST=1
96	21	IN	DP X SNK1 AUXCH C N	NO_TEST=1
96	21	IN	DP X SNK1 AUXCH C P	NO_TEST=1
96	21	IN	DP X SNK0 AUXCH C N	NO_TEST=1
96	21	IN	DP X SNK0 AUXCH C P	NO_TEST=1

## SSD

## PCIE

78	77	76	75	IN	PCIE SSD0 D2R C N<3..0>	NO_TEST=1
78	77	76	75	IN	PCIE SSD0 D2R C P<3..0>	NO_TEST=1
78	77	76	75	IN	PCIE SSD0 R2D N<3..0>	NO_TEST=1
78	77	76	75	IN	PCIE SSD0 R2D P<3..0>	NO_TEST=1

## Titan Ridges

## PCIE

28	26	IN	PCIE TBT X R2D N<3..0>	NO_TEST=1
28	26	IN	PCIE TBT X R2D P<3..0>	NO_TEST=1
28	26	IN	PCIE TBT X D2R C N<3..0>	NO_TEST=1
28	26	IN	PCIE TBT X D2R C P<3..0>	NO_TEST=1
94	92	IN	PCIE TBT T R2D N<3..0>	NO_TEST=1
94	92	IN	PCIE TBT T R2D P<3..0>	NO_TEST=1
94	92	IN	PCIE TBT T D2R C N<3..0>	NO_TEST=1
94	92	IN	PCIE TBT T D2R C P<3..0>	NO_TEST=1

## DP

26	IN	DP X SNK0 ML N<3..0>	NO_TEST=1
26	IN	DP X SNK0 ML P<3..0>	NO_TEST=1
26	IN	DP X SNK0 AUXCH N	NO_TEST=1
26	IN	DP X SNK0 AUXCH P	NO_TEST=1
26	IN	DP X SNK1 ML N<3..0>	NO_TEST=1
26	IN	DP X SNK1 ML P<3..0>	NO_TEST=1
26	IN	DP X SNK1 AUXCH N	NO_TEST=1
26	IN	DP X SNK1 AUXCH P	NO_TEST=1
92	IN	DP T SNK0 ML N<3..0>	NO_TEST=1
92	IN	DP T SNK0 ML P<3..0>	NO_TEST=1
92	IN	DP T SNK0 AUXCH N	NO_TEST=1
92	IN	DP T SNK0 AUXCH P	NO_TEST=1
92	IN	DP T SNK1 ML N<3..0>	NO_TEST=1
92	IN	DP T SNK1 ML P<3..0>	NO_TEST=1
92	IN	DP T SNK1 AUXCH N	NO_TEST=1
92	IN	DP T SNK1 AUXCH P	NO_TEST=1

## USB-C

31	26	IN	USBC XA D2R N<2..1>	NO_TEST=1
31	26	IN	USBC XA D2R P<2..1>	NO_TEST=1
31	26	IN	USBC XA R2D C N<2..1>	NO_TEST=1
31	26	IN	USBC XA R2D C P<2..1>	NO_TEST=1
31	26	IN	USBC XB D2R N<2..1>	NO_TEST=1
31	26	IN	USBC XB D2R P<2..1>	NO_TEST=1
31	26	IN	USBC XB R2D C N<2..1>	NO_TEST=1
31	26	IN	USBC XB R2D C P<2..1>	NO_TEST=1
97	92	IN	USBC TA D2R N<2..1>	NO_TEST=1
97	92	IN	USBC TA D2R P<2..1>	NO_TEST=1
97	92	IN	USBC TA R2D C N<2..1>	NO_TEST=1
97	92	IN	USBC TA R2D C P<2..1>	NO_TEST=1
97	92	IN	USBC TB D2R N<2..1>	NO_TEST=1
97	92	IN	USBC TB D2R P<2..1>	NO_TEST=1
97	92	IN	USBC TB R2D C N<2..1>	NO_TEST=1
97	92	IN	USBC TB R2D C P<2..1>	NO_TEST=1

## XTAL

28	26	IN	TBT X XTAL25M OUT	NO_TEST=1
28	26	IN	TBT X XTAL25M IN	NO_TEST=1
28	26	IN	TBT X XTAL25M OUT R	NO_TEST=1

## Madea

## DP

91	90	IN	LPDPXTX DATA N<3..0>	NO_TEST=1
91	90	IN	LPDPXTX DATA P<3..0>	NO_TEST=1
91	90	IN	LPDPXTX AUX N	NO_TEST=1
91	90	IN	LPDPXTX AUX P	NO_TEST=1

## HDMI

90	89	IN	HDMI DATA N<2..0>	NO_TEST=1
90	89	IN	HDMI DATA P<2..0>	NO_TEST=1
89	88	IN	HDMI DATA CONN N<2..0>	NO_TEST=1
89	88	IN	HDMI DATA CONN P<2..0>	NO_TEST=1

89	88	IN	HDMI CLK CONN N	NO_TEST=1
89	88	IN	HDMI CLK CONN P	NO_TEST=1
89	88	IN	HDMI CLK FLT N	NO_TEST=1
89	88	IN	HDMI CLK FLT P	NO_TEST=1
89	88	IN	HDMI CLK R N	NO_TEST=1
89	88	IN	HDMI CLK R P	NO_TEST=1
90	89	IN	HDMI CLK N	NO_TEST=1
90	89	IN	HDMI CLK P	NO_TEST=1

## USB-C CONN

## USB-C

31	IN	USBC XA D2R RC N<2..1>	NO_TEST=1
31	IN	USBC XA D2R RC P<2..1>	NO_TEST=1
31	IN	USBC XA R2D RC N<2..1>	NO_TEST=1
31	IN	USBC XA R2D RC P<2..1>	NO_TEST=1
31	IN	USBC XA D2R CONN N<2..1>	NO_TEST=1
31	IN	USBC XA D2R CONN P<2..1>	NO_TEST=1
31	IN	USBC XA R2D CONN N<2..1>	NO_TEST=1
31	IN	USBC XA R2D CONN P<2..1>	NO_TEST=1
31	IN	USBC XA USB DBG TOP N	NO_TEST=1
31	IN	USBC XA USB DBG TOP P	NO_TEST=1
31	IN	USBC XA USB DBG BOT N	NO_TEST=1
31	IN	USBC XA USB DBG BOT P	NO_TEST=1
31	IN	USBC XB D2R RC N<2..1>	NO_TEST=1
31	IN	USBC XB D2R RC P<2..1>	NO_TEST=1
31	IN	USBC XB R2D RC N<2..1>	NO_TEST=1
31	IN	USBC XB R2D RC P<2..1>	NO_TEST=1
31	IN	USBC XB D2R CONN N<2..1>	NO_TEST=1
31	IN	USBC XB D2R CONN P<2..1>	NO_TEST=1
31	IN	USBC XB R2D CONN N<2..1>	NO_TEST=1
31	IN	USBC XB R2D CONN P<2..1>	NO_TEST=1
31	IN	USBC XB USB TOP N	NO_TEST=1
31	IN	USBC XB USB TOP P	NO_TEST=1
31	IN	USBC XB USB BOT N	NO_TEST=1
31	IN	USBC XB USB BOT P	NO_TEST=1


97	IN	USBC TA D2R RC N<2..1>	NO_TEST=1
97	IN	USBC TA D2R RC P<2..1>	NO_TEST=1
97	IN	USBC TA R2D RC N<2..1>	NO_TEST=1
97	IN	USBC TA R2D RC P<2..1>	NO_TEST=1
97	IN	USBC TA D2R CONN N<2..1>	NO_TEST=1
97	IN	USBC TA D2R CONN P<2..1>	NO_TEST=1
97	IN	USBC TA R2D CONN N<2..1>	NO_TEST=1
97	IN	USBC TA R2D CONN P<2..1>	NO_TEST=1
97	IN	USBC TA USB TOP N	NO_TEST=1
97	IN	USBC TA USB TOP P	NO_TEST=1
97	IN	USBC TA USB BOT N	NO_TEST=1
97	IN	USBC TA USB BOT P	NO_TEST=1
97	IN	USBC TB D2R RC N<2..1>	NO_TEST=1
97	IN	USBC TB D2R RC P<2..1>	NO_TEST=1
97	IN	USBC TB R2D RC N<2..1>	NO_TEST=1
97	IN	USBC TB R2D RC P<2..1>	NO_TEST=1
97	IN	USBC TB D2R CONN N<2..1>	NO_TEST=1
97	IN	USBC TB D2R CONN P<2..1>	NO_TEST=1
97	IN	USBC TB R2D CONN N<2..1>	NO_TEST=1
97	IN	USBC TB R2D CONN P<2..1>	NO_TEST=1
97	IN	USBC TB USB TOP N	NO_TEST=1
97	IN	USBC TB USB TOP P	NO_TEST=1
97	IN	USBC TB USB BOT N	NO_TEST=1
97	IN	USBC TB USB BOT P	NO_TEST=1

## Harpoon


## ANT MATCH

36	35	IN	50 G 0 MATCH	NO_TEST=1
36	35	IN	50 A 0 MATCH	NO_TEST=1
36	35	IN	50 G 1 MATCH	NO_TEST=1
36	35	IN	50 A 1 MATCH	NO_TEST=1
36	35	IN	50 G 2 MATCH	NO_TEST=1
36	35	IN	50 A 2 MATCH	NO_TEST=1
36	IN	50 G 0 DIPLEXER	NO_TEST=1	
36	IN	50 A 0 DIPLEXER	NO_TEST=1	
36	IN	50 G 1 DIPLEXER	NO_TEST=1	
36	IN	50 A 1 DIPLEXER	NO_TEST=1	
36	IN	50 G 2 DIPLEXER	NO_TEST=1	
36	IN	50 A 2 DIPLEXER	NO_TEST=1	
36	IN	50 0 COM	NO_TEST=1	
36	IN	50 0 ANT	NO_TEST=1	
36	IN	50 1 COM	NO_TEST=1	
36	IN	50 1 ANT	NO_TEST=1	
36	IN	50 2 COM	NO_TEST=1	
36	IN	50 2 ANT	NO_TEST=1	






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S00074	7	dual FET	QC900, QC901, QC902, QC903, QC904, QC905, QC906, QC907, QC908, QC909, QC910, QC911, QC912, QC913, QC914, QC915, QC916	CRITICAL	LEDS_DBG

PAGE TITLE: DEBUG LEDs		
 Apple Inc.	DRAWING NUMBER	051-02424
	REVISION	6.0.0
	BRANCH	dvt-1
	PAGE	129 OF 142
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR PUBLISH IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		SHEET 110 OF 115


BOM\_COST\_GROUP=DEBUG





PAGE TITLE

Constraints

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-02424

REVISION  
6.0.0

BRANCH  
dvt-1

PAGE  
130 OF 142

SHEET  
111 OF 115

SIZE  
D

BOM\_COST\_GROUP=PCB





Calpe Dev Support:

H9ML Desense Caps:

SSD/NAND Desense Caps:

Alternate Feedback:remote sense


Place RD900,RD901 and RD902 to close FB pins to minimize stubs.




PAGE TITLE		PAGE TITLE	
Dev Support 1		051-02424	
Apple Inc.		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	dvt-1
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	139 OF 142
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	112 OF 115
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=DEBUG





PAGE TITLE		Dev Support 2	
 Apple Inc.		DRAWING NUMBER	051-02424
		REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	dvt-1
		PAGE	140 OF 142
		SHEET	113 OF 115







X1036 BOM Groups

BOM GROUP	BOM OPTIONS
X1036_COMMON_ALL	ALTERNATE,COMMON,X1036_COMMON1,X1036_COMMON2,X1036_COMMON3,X1036_DEFAULT
X1036_DEFAULT	SSD0_NAND_VCC:2.5V,ALL_SYS_PGD:1V8,SPIHOLD:H9M,CPUPEG:X8X4X4
X1036_COMMON1	X1036_PROGRAMMABLE:ENG,X1036_MODULE_PARTS:ENG,X1036_REV:DVT
X1036_COMMON2	X1036_HDMI,X1036_ID
X1036_COMMON3	LOADISNS,VR_BULKCAP:CURRENT,SENSOR:DEV,LOADRC:YES,ENGISNS:YES,XDP:YES
X1036_ENG:NO	FAN_DBG
X1036_ENG:YES	XDP_CONN,WIFI_DBG,USBC_DBG,SOC_DBG,SSD_DBG,LEDS_DBG,SOCMUX_DBG:YES,BUTTON_DBG
X1036_PROGRAMMABLE:ENG	TBT_T_ROM:DVT,TBT_X_ROM:DVT,BT_FLASH:DVT,WLAN_EEPROM:DVT,SOC_ROM:BLANK,SEEPROM:OG,HDMI_ROM:DVT
X1036_MODULE_PARTS:ENG	PCH:PRQ,TBT_TR:C1,ACE:C0,PMU:A0_C,WIFI:ES7,HDMI:A4
X1036_HDMI	CLK_FILT,DATA_FILT,HDMI_RST:OD
X1036_ENET_10G	ENET:10G,10G_ENET:B1,10G_ENET_ROM:DVT,ENET_REFCLK:OSC
X1036_ENET_1G	ENET:1G,1G_ENET:A0,1G_ENET_ROM:DVT
X1036_ID	BOARDID1,BOARDID2,BOARDID3
X1036_REV:DVT	BOARDREV2,BOARDREV1,BOARDREV0
X1036_DEVEL:DVT	X1036_ENG:YES,ALTERNATE
X1036_DEV_1G_ENET	LED_1G_ENET_DBG,ALTERNATE
X1036_DEV_10G_ENET	DEBUG_LEDS:10G,ALTERNATE

COMMON BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00130	COMMON PARTS,MLB,X1036	X1036_COMMON_ALL

DEV BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
985-00836	DEV(DEBUG)_COMMON PARTS,MLB,X1036	X1036_DEVEL:DVT
985-00853	1G ENET DEV/DEBUG PARTS,MLB,X1036	X1036_DEV_1G_ENET
985-00854	10G ENET DEV/DEBUG PARTS,MLB,X1036	X1036_DEV_10G_ENET

BOM VARIATION

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
985-00836	1	COMMON DEV/DEBUG,MLB,X1036	DEVEL	CRITICAL	DEV_BOM
685-00130	1	COMMON PARTS,MLB,X1036	COMM	CRITICAL	COMM_BOM
985-00853	1	1G ENET DEBUG,MLB,X1036	1G_DEVEL		1GDBG_BOM
985-00854	1	10G ENET DEBUG,MLB,X1036	10G_DEVEL		10GDBG_BOM

Alternatives section 2

PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION
128S00042	128S0329	ALL	CB200 etc rdr 37042037	
128S0311	128S0329	ALL	CB200 etc rdr 37042037	
353S00107	353S3239	ALL	U5400 etc rdr 37173893	
353S1429	353S3239	ALL	U5540 etc rdr 37175030	
107S00055	107S00090	ALL	U5540 etc rdr 37175230	
107S00056	107S00086	ALL	R5430 etc rdr 37175329	
107S0276	107S00020	ALL	R5600 etc rdr 37175569	
103S0321	103S0276	ALL	R5545 etc rdr 38515379	
138S0775	138S0860	ALL	C3198 etc rdr 38305368	
138S00049	138S0831	ALL	C8611 etc rdr 38306891	
311S00192	311S00191	ALL	U8312 etc rdr 37077481	
138S00024	138S0986	ALL	C3701/2/3 rdr 37399555	
103S00248	103S00247	ALL	R9000 rdr 38514938	
103S00250	103S00249	ALL	R9001/3 rdr 38515246	
128S0364	128S00081	ALL	C6482/3 rdr 37292870	
128S0264	128S00081	ALL	C6482/3 rdr 37292870	
377S00103	377S00138	ALL	DZB801/2 rdr 36419223	
377S0124	377S00138	ALL	DZB801/2 rdr 36419223	
138S00013	138S0772	ALL	C9921 rdr 38080947	ENET:10G
118S00093	118S00092	ALL	RA720 etc rdr 38513679	
138S0945	138S0706	ALL	C6360 etc rdr 38310616	
155S0387	155S0694	ALL	LA601 etc rdr 39358850	
155S00204	155S0731	ALL	FLA800 etc rdr 39359536	
138S00084	138S00060	ALL	C2950 etc rdr 38312295	
371S00085	371S00190	ALL	D3100 etc rdr 39225721	
138S00262	138S0806	ALL	C6000 rdr 39360099	


BOM\_COST\_GROUP=PCB

SYNC\_MASTER=Maty

SYNC\_DATE=04/26/2018

PAGE TITLE

639 BOM Configuration 2

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-02424

REVISION  
6.0.0

BRANCH  
dvt-1

PAGE  
142 OF 142

SHEET  
115 OF 115

SIZE  
D